Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this ASIC Design Engineer – Clocks IP role.
Rezi rewrites your resume against NVIDIA's job description. Free.
Tailor your resume to this ASIC Design Engineer – Clocks IP role.
Rezi rewrites your resume against NVIDIA's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the ASIC Design Engineer – Clocks IP posting at NVIDIA — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the ASIC Design Engineer – Clocks IP posting at NVIDIA — free, in seconds.
About the Role
The Clocks team is responsible for crafting all aspects of GPU and CPU clocking, collaborating with design, floor-planning, back-end, SW, and silicon solution teams to define clocking requirements, physical floorplans, programming sequences, and triage bugs.
Responsibilities
- Architecting the clock domain to satisfy functional, physical, and testing design requirements.
- Engaging with multiple teams to design GPU or CPU clocks that meet architectural, design, and physical constraints.
- Improving Power, Performance, and Area (PPA) by evaluating trade-offs across DFx, Physical Implementation, Power Optimization, and timing closure.
- Innovating and implementing new Clocking topologies in RTL.
- Collaborating with Physical design and timing teams to evaluate Clocking concerns and develop solutions for high-speed Clocking.
- Delivering clock RTL information to GPU, CPU, SOC verification, timing, and DFT teams.
- Participating in the end-to-end ASIC execution cycle, from micro-architecture to silicon bringup.
Requirements
- BS in Electrical Engineering or equivalent experience (MS preferred).
- 2+ years of relevant work experience.
- Deep understanding of logic optimization techniques and PPA trade-offs.
- Excellent interpersonal skills and ability to collaborate with multiple teams.
- Experience in RTL design (Verilog), verification, and logic synthesis.
- Strong coding skills in Python or other industry-standard scripting languages.
- Understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus.
- Implementing on-chip clocking networks is a bonus.
Skills
- RTL design (Verilog)
- Verification
- Logic synthesis
- Python
- Scripting languages
- Clocking networks
- Clocks controller
- Clocks logic design
- Scalable designs
- Architecture
- Silicon debug
Location
- Hybrid
Work Type
- Full-time
Experience Level
- 2+ years
Education Level
- BS in Electrical Engineering
- MS preferred
Salary/Compensations
- 116,000 USD – 189,750 USD for Level 2
- 136,000 USD – 218,500 USD for Level 3
Benefits
- Equity
- Generous benefits package
About the Company
- NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence.
Equal Opportunity
- NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.