Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Senior ASIC Verification Engineer role.
Rezi rewrites your resume against NVIDIA's job description. Free.
Tailor your resume to this Senior ASIC Verification Engineer role.
Rezi rewrites your resume against NVIDIA's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Senior ASIC Verification Engineer posting at NVIDIA — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Senior ASIC Verification Engineer posting at NVIDIA — free, in seconds.
About the Role
The NVIDIA Clocks Team is seeking a Senior ASIC Verification Engineer with extensive experience in Design Verification to deliver high-quality clocking and reset logic for SOC and GPU ASICs. This role involves developing innovative verification solutions to ensure bug-free clock designs for diverse product lines, balancing infrastructure, re-usability, testing speed, and multi-platform support.
Responsibilities
- Own validation of Clocking structures in Tegra and GPU products from start to finish.
- Develop test plans, automation, and validation flows.
- Define and track coverage metrics, execute tests, and identify/fix bugs.
- Develop scalable solutions for complex problems across platforms.
- Utilize industry-standard tools and verification methodologies, including System Verilog, UVM, C++, Perl, and Python.
- Collaborate with architecture and design teams to validate clock designs.
- Coordinate with internal and external teams across time zones.
Requirements
- BS or MS in EE/ECE or equivalent experience.
- 5+ years of relevant industry work experience.
- Good understanding of Logic Design and Architecture.
- Expertise in industry-standard verification flows (SV constraint random verification, UVM, Formal Verification, Coverage metrics, profiling tools, X prop).
- Exposure to block-level and system-level verification.
- Strong coding skills in System Verilog, scripting languages (Perl/Python), and C++.
- Ability to collaborate and work with multiple groups.
- Prior experience in implementing Test plans for pre-silicon platforms.
- Understanding of DFT/IST is optional.
Skills
- System Verilog
- UVM
- C++
- Perl
- Python
- Object-oriented programming
- SV constraint random verification
- Formal Verification
- Coverage metrics
- Profiling tools
- X prop
Location
- Hybrid
Work Type
- Hybrid
- Full-time
Experience Level
- Senior
- 5+ years
Education Level
- BS or MS in EE/ECE or equivalent experience
Salary/Compensations
- 136,000 USD – 218,500 USD for Level 3
- 168,000 USD – 264,500 USD for Level 4
Benefits
- Equity
- Benefits
About the Company
- NVIDIA uses AI tools in its recruiting processes.
Equal Opportunity
- NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer.
- We do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.