Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Target Resume Now
Tailor your resume to this SRAM Design Lead role.
Rezi rewrites your resume against Micron Technology's job description. Free.
Tailor your resume to this SRAM Design Lead role.
Rezi rewrites your resume against Micron Technology's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the SRAM Design Lead posting at Micron Technology — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the SRAM Design Lead posting at Micron Technology — free, in seconds.
About the Role
Micron is seeking an experienced SRAM Design Engineer to develop high-performance, low-power embedded memory IP and testchip content for advanced semiconductor technologies. The engineer will contribute across the complete memory-development lifecycle, including architecture definition, transistor-level circuit build, composing detailed circuit diagrams, layout interface, SPICE verification, timing and power characterization, compiler enablement, and pre- and post-silicon validation. The role requires strong hands-on knowledge of SRAM and register-file design, memory arrays and bitcells, read/write datapaths, sense amplifiers, address decoding, control logic, assist techniques, and PPA tradeoffs. The candidate will work closely with teams handling layout development, CAD tools, manufacturing processes, testchip, product, silicon-test, and foundry. They will develop reliable, production-ready memory solutions and correlate models with measured silicon behavior.
Responsibilities
- Design and optimize custom SRAM, register-file, and embedded-memory circuits from architecture through schematic, layout support, characterization, and release.
- Develop and verify memory-array subsystems including bitcell arrays, precharge and equalization, sense amplifiers, write drivers, address decoders, wordline drivers, control logic, clocking, redundancy hooks, and read/write datapaths.
- Evaluate bitcell and peripheral-circuit stability, performance, leakage, dynamic power, and area across process, voltage, temperature, mismatch, and aging conditions.
- Own transistor-level simulation and signoff using HSPICE, Spectre, FineSim, or comparable tools, including PVT corners, Monte Carlo analysis, parasitic-aware post-layout simulation and waveform/debug reviews.
- Drive SRAM PPA optimization through circuit sizing, architecture selection, banking and muxing decisions, assist techniques, bias strategies, retention modes, and critical-path analysis.
- Define timing, power, noise, and functional characterization methodologies and generate validated data for memory models, compiler views, SoC integration, and product signoff.
- Partner with layout engineers on floorplanning, bitcell-array composition, matching, critical-net routing, clock, also control distribution, parasitic reduction, and layout-dependent effects.
- Support memory-compiler development by defining legal configurations, architecture templates, circuit collateral, generation rules, validation checks, and release-quality views for multiple macro instances.
- Develop or improve automation for macro assembly, simulation setup, corner execution, results extraction, characterization, validation, and regression using Python, Tcl, Perl, SKILL, or similar languages.
- Plan and support SRAM testchips, including memory-instance selection, PPA objectives, test access, measurement structures, characterization plans, and alignment with process-learning goals.
- Lead pre-silicon verification, silicon bring-up, post-silicon characterization, failure debug, and model-to-silicon correlation in partnership with product and silicon-test teams.
- Create clear circuit specifications, design-review material, verification plans, characterization reports, and release documentation with traceable assumptions and decisions.
- Mentor engineers on memory-circuit fundamentals, simulation field, PPA analysis, debug methods, and reusable build practices.
- Explore AI-assisted engineering workflows for specification extraction, circuit and block partitioning, test-mode enrichment, design-flow automation, regression analysis and documentation while maintaining human technical review.
Requirements
- BS/MS/PhD in Electrical Engineering, Electronics, VLSI, Microelectronics, Computer Engineering, or a related field.
- Proven experience in SRAM, register-file, ROM, DRAM peripheral, or other custom-memory circuit design.
- Strong knowledge of CMOS transistor-level circuit design, memory architecture, static and dynamic timing behavior, power analysis, signal integrity, and process variation.
- Hands-on experience with Cadence Virtuoso and SPICE-class simulators such as HSPICE, Spectre, or FineSim.
- Experience performing PVT-corner, Monte Carlo, parasitic-aware post-layout, and power/timing characterization analyses.
- Ability to translate product or testchip requirements into circuit architecture, measurable design targets, verification plans, and release criteria.
- Experience collaborating with layout, CAD, process/foundry, verification, product, and chip testing groups.
- Clear technical communication and interpersonal skills.
- Ability to operate in a structured manner and problem-solving ability.
- The ability to debug complex circuit or silicon issues using data and waveform evidence.
- Experience developing low-power SRAM compilers or register-file compilers across multiple technology nodes and foundries.
- Experience with bitcell stability analysis, assist schemes, retention modes, redundancy, test modes, compiler architecture, and generated-memory validation.
- Track record of taking memory IP from product definition and circuit design through layout, characterization, release, silicon correlation, and customer integration.
- Experience planning memory testchips and partnering with silicon test teams on characterization, debug, and correlation.
- Proficiency in Python, along with Tcl, Perl, SKILL, or related programming languages for simulation, characterization, regression, and design-flow automation.
- Familiarity with RTL-to-GDS or digital-on-top methodologies for memory periphery and control logic, alongside full-custom array and critical-circuit design.
- Experience applying agentic AI, coding assistants, or custom LLM agents to specification processing, design automation, validation, or engineering productivity.
Skills
- SRAM and register-file architectures
- Bit cell arrays
- Local and global datapaths
- Sensing
- Write paths
- Decoding
- Control
- Clocking
- Test access
- Retention behavior
- Low-power design techniques
- High-performance design techniques
- Assist circuits
- Biasing
- Leakage reduction
- Dynamic-power optimization
- Robust low-voltage operation
- Variation-aware sizing
- Memory compilers
- Configurable macro generation
- Architecture templating
- Legal configuration space
- Multi-view collateral
- Validation
- Customer or SoC integration support
- Circuit verification
- Characterization
- SPICE
- Verilog-based checks
- PVT analysis
- Monte Carlo mismatch
- Extracted post-layout simulation
- Timing/power model correlation
- Testchip development
- Silicon characterization
- Debug
- Shmoo analysis
- Margin assessment
- Model calibration
- Process collaboration
- Python
- Tcl
- Perl
- SKILL
Location
- US
Work Type
- Full-time
Experience Level
- Experienced
Education Level
- BS/MS/PhD in Electrical Engineering, Electronics, VLSI, Microelectronics, Computer Engineering, or a related field
Salary/Compensations
- $153,000.00 - $267,000.00 a year
Benefits
- Choice of medical, dental and vision plans
- Benefit programs that help protect your income if you are unable to work due to illness or injury
- Paid family leave
- Robust paid time-off program
- Paid holidays
About the Company
- Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
- As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth.
Equal Opportunity
- Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
- Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
- Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.