Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this DFT Engineer role.
Rezi rewrites your resume against Tenstorrent's job description. Free.
Tailor your resume to this DFT Engineer role.
Rezi rewrites your resume against Tenstorrent's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the DFT Engineer posting at Tenstorrent — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the DFT Engineer posting at Tenstorrent — free, in seconds.
About the Role
Design for Test (DFT) for high-performance designs going into industry leading AI/ML architectures. Involved in all implementation aspects from RTL to tapeout for various IPs on the chip. High level challenges include reducing test cost while attaining high coverage, and facilitating debug and yield learnings while minimizing design intrusions.
Responsibilities
- Implement and integrate DFT features (scan, JTAG, compression, ASST, MBIST) into RTL from early design through tapeout across multiple IPs.
- Own ATPG, test coverage analysis, and gate-level simulation (e.g., with Synopsys VCS/Verdi) to achieve and maintain high-quality test coverage.
- Plan, implement, and verify MBIST, and work closely with Test Engineering on test planning, pattern delivery, and debug.
- Develop and refine DFx flows and methodology that integrate cleanly with front-end and physical design flows, balancing coverage, test cost, and design intrusiveness.
Requirements
- BS/MS/PhD in EE/ECE/CE/CS with 5+ years of industry experience in advanced DFx/DFT for complex ASIC/SoC designs.
- Fluent in Verilog RTL for DFT logic (lock-up latches, clock gates, scan anchors).
- Comfortable with SystemVerilog/UVM.
- Hands-on experience with ATPG and DFx insertion tools, fault models (Stuck-at, Transition, Path Delay, IDDQ, Cell-Aware), and low-power design flows.
- Strong debug and problem-solving skills across design hierarchies.
- Collaborate effectively with design, PD, verification, and test teams.
- Eligible to access U.S. export-controlled technology.
Skills
- Verilog RTL
- SystemVerilog
- UVM
- ATPG
- DFx insertion tools
- Fault models (Stuck-at, Transition, Path Delay, IDDQ, Cell-Aware)
- Low-power design flows
- Debug
- Problem-solving
Location
- Santa Clara, CA
- Austin, TX
- Fort Collins, CO
Work Type
- Hybrid
Experience Level
- Various experience levels
- 5+ years of industry experience
Education Level
- BS/MS/PhD in EE/ECE/CE/CS
Salary/Compensations
- $100k - $500k
Benefits
- Highly competitive compensation package
About the Company
- Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency.
- Solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors.
- Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible.
- We value collaboration, curiosity, and a commitment to solving hard problems.
- We are growing our team and looking for contributors of all seniorities.
Equal Opportunity
- We are an equal opportunity employer.
- Offer of employment may be contingent upon citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency due to U.S. export laws.