Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Target Resume Now
Tailor your resume to this Cellular ASIC Design Engineer role.
Rezi rewrites your resume against Apple's job description. Free.
Tailor your resume to this Cellular ASIC Design Engineer role.
Rezi rewrites your resume against Apple's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Cellular ASIC Design Engineer posting at Apple — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Cellular ASIC Design Engineer posting at Apple — free, in seconds.
About the Role
As a member of Apple's Hardware Technologies group, you'll contribute to designing, optimizing, and manufacturing next-generation, high-performance, power-efficient cellular chips and system-on-chips (SoCs). Your role will be pivotal in ensuring Apple products and services can seamlessly and efficiently handle tasks, developing and building the technology that powers Apple's devices. Join us in delivering the next groundbreaking Apple products.
Responsibilities
- Develop and optimize design and implementation methodology for integrated circuits across multiple focus areas including area efficiency, power optimization, and design technology co-optimization.
- Design innovative products at the block/IP-level and system-level in advanced process technologies (3nm, 2nm and beyond).
- Develop best-in-methodologies for optimizing Power, Performance, Area, and Cost efficiency metrics.
- Establish design guidelines, methodologies, and standards for synthesis, place-and-route, timing closure, and signoff processes.
- Develop and optimize EDA tool flows including synthesis tools, P&R tools, and signoff tools.
- Drive timing convergence process improvements across design teams to enhance design PPA and yield.
- Create and maintain comprehensive design flows, scripts, and automation tools to improve design productivity and reduce turnaround time.
- Identify utilization bottlenecks in physical design and develop architectural, design, and implementation-level solutions to improve utilizations.
- Work with physical design teams on timing closure, collaborating with CAD teams, IP teams and Design Technology teams for flow scripts/tools development and validation.
- Understand RTL to GDS digital flow and provide hands-on contribution for timing signoff of complex SOCs.
- Perform design technology co-optimization analysis, including optimal operating point analysis for performance/power curves and identification of scaling trends and bottlenecks in advanced technology nodes.
- Conduct Spice simulations for PVT corners validation and STA vs spice correlation.
- Perform timing package validation across advanced process technologies and timing signoff specification development.
- Conduct in-depth analysis of design databases and silicon validation data to identify critical issues and improve overall design metrics.
- Understand intricate timing paths and timing constraints, providing solutions as required.
- Develop and implement voltage scaling and power optimization methodologies including clock gating, power gating, and dynamic voltage/frequency scaling techniques.
- Use power analysis tools for comprehensive power signoff and optimization.
- Facilitate and drive STA methodology improvements using industry-leading timing tools and ECO methodologies.
- Collaborate closely with technology and IP teams to enhance efficiency through custom and semi-custom IP development.
- Work closely with process technology, front-end design, physical implementation, CAD, and multi-functional teams to develop innovative solutions.
- Support advanced process technology bring-up from PDK to VLSI design production.
- Drive DFT methodology improvements including scan insertion, ATPG, and built-in self-test strategies.
- Stay ahead of industry trends and emerging technologies to continuously improve design methodologies.
- Apply strong programming skills for methodology automation and enhancement.
- Apply ML modeling experience for advanced design optimization and predictive analysis.
Requirements
- Minimum BS and 10+ years of relevant industry experience.
- VLSI background with hands-on experience in RTL to GDSII flows.
- Prior experience in doing Power, Performance, Area and Cost optimizations for SoCs.
- Experience with SoC power flows & Vmin optimization.
- Experience with Design Technology Co-optimization, identifying and solving scaling bottlenecks in new technology nodes.
- Rapid prototyping and scripting of methodologies and test chip block implementation.
- Solid understanding of Physical Design challenges, proficiency with synthesis, place and route tools, and implementation exploration.
- Experience with Metal stack optimizations.
- Experience performing Early Tech node analysis to identify implementation bottlenecks.
- Design Technology Co-optimization expertise.
- Strong analytical skills and ability to identify and communicate high return on investment opportunities.
- Ability to apply data science and ML analytics for Frontend and Backend databases, as well as post-silicon data, to identify trends & patterns and fine-tune implementation methodologies.
Skills
- Synthesis
- Place and route
- Timing closure
- Signoff processes
- EDA tool flows
- Synthesis tools (DC/DCT/DCG/Genus/Oasis)
- P&R tools (ICC2/Fusion/Innovus/Aprisa)
- Signoff tools (PT/PT-SI/Tempus)
- RTL to GDS digital flow
- Spice simulations (Hspice/Finesim/AFS/Spectre/Infinisim)
- Power analysis tools (RedHawk/SeaHawk/Voltus)
- Timing tools
- ECO methodologies
- Custom and semi-custom IP development
- Process technology
- Front-end design
- Physical implementation
- CAD
- DFT (Design for Test)
- Scan insertion
- ATPG
- Built-in self-test strategies
- Python
- Perl
- TCL
- Unix shell
- C/C++
- ML modeling
- Data science
- ML analytics
Location
- USA
Work Type
- Full-time
Experience Level
- 10+ years relevant industry experience
Education Level
- BS
About the Company
- Apple is where individual imaginations gather together, committing to the values that lead to great work.
- Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger.
- It’s the diversity of our people and their thinking that inspires the innovation that runs through everything we do.
- When we bring everybody in, we can do the best work of our lives.
- Here, you’ll do more than join something — you’ll add something.