Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this TPU Compute RTL Design Engineer role.
Rezi rewrites your resume against Google's job description. Free.
Tailor your resume to this TPU Compute RTL Design Engineer role.
Rezi rewrites your resume against Google's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the TPU Compute RTL Design Engineer posting at Google — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the TPU Compute RTL Design Engineer posting at Google — free, in seconds.
About the Role
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
Responsibilities
- Create and review Compute subsystem's design microarchitecture specifications.
- Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.
- Work with Design Validation (DV) teams to create testplans to verify, and debug design RTL.
- Work with physical design teams to ensure design meets physical requirements and timing closure.
Requirements
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 4 years of experience with digital design experience using SystemVerilog RTL.
- Experience with Computer Architecture.
Skills
- SystemVerilog RTL
- Computer Architecture
- design microarchitecture specifications
- ASIC products
- design RTL
- physical requirements
- timing closure
Location
- US
Work Type
- Full-time
Experience Level
- 4 years of experience
Education Level
- Bachelor's degree
- Master's degree
- PhD
Salary/Compensations
- US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits
Benefits
- 15% bonus target
- equity
- benefits
About the Company
- The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
- We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Equal Opportunity
- Individual pay is determined by factors including job-related skills, experience, and relevant education or training.