Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

Tailor your resume to this Principal Test Engineer role.

Rezi rewrites your resume against Microsoft's job description. Free.

Resume score gauge reading 58 out of 100

Don't guess if your resume is good enough.

See how it scores against the Principal Test Engineer posting at Microsoft — free, in seconds.

About the Role

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is responsible for powering Microsoft’s “Intelligent Cloud” mission by delivering core infrastructure and foundational technologies for Microsoft's online businesses. The Compute Silicon & Manufacturing Engineering (CSME) organization designs, develops, manufactures, and packages Microsoft's computer chips, including the Azure Cobalt. This role is crucial for defining and delivering operational measures of success for hardware manufacturing, improving planning, quality, delivery, scale, and sustainability for Microsoft cloud hardware.

Responsibilities

Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on scan (structural) test.
Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners.
Support semiconductor IC development across fabrication, manufacturing test, and packaging phases.
Contribute to ATE test program development, including scan pattern integration, test method implementation, bring-up, silicon characterization, debug, and yield analysis for logic defects.
Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data.
Apply working knowledge of Design-for-Test (DFT), including scan architecture, ATPG, fault models, silicon fabrication processes, product qualification and reliability, and basic transistor theory.
Collaborate with design, DFT, product, and manufacturing teams to support scan test readiness, coverage closure, and issue resolution.
Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects.
Apply industry-standard DFT features, including scan (SAF/TDF), JTAG, boundary scan, and at-speed testing.
Support scan test content generation, including ATPG pattern validation, pattern bring-up, and post-silicon debug activities.
Understand scan fault models (e.g., stuck-at and transition faults), coverage targets, and defect screening methodologies.
Utilize scan diagnosis tools to perform failure analysis, identify defect locations, and support yield improvement activities.
Work with DFT teams to support simulation, emulation, and pattern verification for scan test validation.

Requirements

Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.
Ability to meet Microsoft, customer and/or government security screening requirements.
Must pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Must provide proof of citizenship or US residency for assessment of eligibility to access export-controlled information.
Citizenship will be verified with a valid passport; lawful permanent residents, refugees, and asylees may verify status using other documents.

Skills

Design-for-Test (DFT)
Scan architecture
ATPG
Fault models
Silicon fabrication processes
Product qualification
Reliability
Transistor theory
Scan (SAF/TDF)
JTAG
Boundary scan
At-speed testing
Scan diagnosis tools
Simulation
Emulation
Pattern verification
Probability
Statistics
DOE concepts
DFT and DFM techniques
Scan/ATPG methodologies
Pattern generation
Test flows
Silicon bring-up
Debug
Characterization on ATE platforms (e.g., Advantest 93K)
Mixed-signal IP test development
Basic device physics
Adaptability
Curiosity
Constructive problem-solving
Growth Mindset
Computer architecture
Unit and integration testing
Linux-based environments
Debugging and optimizing test programs, ATPG patterns, or validation flows
Customer-focused mindset
Attention to quality, coverage, and execution
Ability to deliver results on assigned tasks with guidance
Sound technical judgment

Location

U.S.

Work Type

Full-time

Experience Level

Principal
3+ years technical engineering experience (with Doctorate)
6+ years technical engineering experience (with Master's)
8+ years technical engineering experience (with Bachelor's)
5+ years of experience in integrated circuit development
5+ years of experience in product and test engineering
1+ year(s) experience working on or leading projects from beginning-to-end

Education Level

Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Salary/Compensations

USD $142,800 - $274,800 per year (U.S. general range)
USD $188,000 - $304,200 per year (San Francisco Bay area and New York City metropolitan area)

Benefits

Certain roles may be eligible for benefits and other compensation.

About the Company

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission.
SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions.
Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide.
The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt.
Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more.
As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance.
To achieve this goal, the Silicon Manufacturing and Product Engineering team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware.
We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

Equal Opportunity

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances.
If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.