Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Senior Engineer, Layout Design role.
Rezi rewrites your resume against SiTime Corporation's job description. Free.
Tailor your resume to this Senior Engineer, Layout Design role.
Rezi rewrites your resume against SiTime Corporation's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Senior Engineer, Layout Design posting at SiTime Corporation — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Senior Engineer, Layout Design posting at SiTime Corporation — free, in seconds.
About the Role
SiTime is seeking a Senior Layout Design Engineer to lead top-chip and block-level custom Analog Layout Design for CMOS and BiCMOS circuits. This role involves reviewing offshore work, training junior engineers, developing standard layout methodologies, and establishing high-quality design processes.
Responsibilities
- Collaborate remotely with local and global design and layout teams across multiple design centers and time zones.
- Lead and perform custom analog layout design at the chip and functional block, block, sub-block, leaf cell, and standard cell levels for CMOS and BiCMOS circuits.
- Execute schematic-driven layout design while adhering to design constraints.
- Create area-efficient functional block layouts that meet circuit design requirements.
- Develop top-chip and block-level floor plans, power distribution networks, shielding structures, and device-matching layouts.
- Verify layouts and ensure successful DRC, LVS, and ERC signoff.
- Perform chip-level routing and other layout-related activities.
- Own chip-chip integration, verification, and tape-out activities.
- Provide support for additional projects as required by management.
- Train and mentor junior layout engineers and offshore layout contractors.
- Contribute to the development of common best practices and workflows across all sites.
- Help establish and improve processes and procedures to achieve high layout quality.
Requirements
- BA/BS degree in Layout Design or a related field, or equivalent experience.
- 10+ years of experience in layout design for analog and full-custom digital blocks.
- Experience with TSMC/UMC 180nm, 65/55nm, 28/22nm process technologies.
- Proficiency with layout editing tools in the Cadence Virtuoso design environment.
- Solid working knowledge of DRC, LVS, and ERC debugging using Cadence PVS or Mentor Calibre.
- Understanding of layout concepts, including parasitics, matching, crosstalk, layout-dependent effects, latch-up, IR drop, electromigration (EM), and deep N-well and NTN isolation.
- Strong ability to solve device matching, electromigration, signal integrity, and power distribution challenges while meeting area constraints.
- Experience with chip-level floorplanning and analog block integration.
- Experience with chip-level integration, verification, and tape-out.
- Ability to use productivity-enhancing tools and design scripts to automate and improve workflow efficiency.
- Must be able to lift, push, and pull up to 5 lbs.
- English proficiency is required, including the ability to effectively communicate, collaborate, and perform job responsibilities in a professional business environment.
Skills
- Layout Design
- CMOS
- BiCMOS
- Cadence Virtuoso
- DRC
- LVS
- ERC
- Cadence PVS
- Mentor Calibre
- Parasitics
- Matching
- Crosstalk
- Layout-dependent effects
- Latch-up
- IR drop
- Electromigration (EM)
- Deep N-well
- NTN isolation
- Signal integrity
- Power distribution
- Chip-level floorplanning
- Analog block integration
- Chip-level integration
- Verification
- Tape-out
- Productivity-enhancing tools
- Design scripts
Location
- Remote
Work Type
- Full-time
Experience Level
- 10+ years of experience
- Senior
Education Level
- BA/BS degree in Layout Design or a related field, or equivalent experience
Salary/Compensations
- Quarterly bonus tied to innovation goals
- Equity grants
Benefits
- Comprehensive and highly competitive compensation package
- Quarterly bonus
- Equity grants
About the Company
- SiTime is the Precision Timing company.
- Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability.
- MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience.
- MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.
- Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability.
- With more than 4 billion devices shipped, SiTime is changing the timing industry.
Equal Opportunity
- SiTime is committed to providing equal employment opportunities to all employees and applicants.
- Employment decisions are based on qualifications, merit, and business needs.
- We do not discriminate on the basis of any characteristic protected by applicable law.