Principal AE (STA - SignOff) at Cadence Design Systems | Austin, TX, US | Rezi

Principal AE (STA - SignOff) at Cadence Design Systems

Principal AE (STA - SignOff)

Cadence Design Systems · Austin, TX, US

2 weeks ago

Principal AE (STA - SignOff)

Cadence Design Systems · Austin, TX, US

14 days ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now
Resume preview

Tailor your resume to this Principal AE (STA - SignOff) role.

Rezi rewrites your resume against Cadence Design Systems's job description. Free.

Resume score gauge reading 58 out of 100

Don't guess if your resume is good enough.

See how it scores against the Principal AE (STA - SignOff) posting at Cadence Design Systems — free, in seconds.

About the Role

We are seeking a Principal Application Engineer to provide pre-sales and post-sales technical support for Cadence's Digital Implementation and Signoff tools. This role involves collaborating with sales teams to deliver workshops, benchmarks, and product demonstrations, as well as offering methodology consultations and product support.

Responsibilities

  • Presenting the technical capabilities of Cadence Digital Implementation and Signoff tools and flows to customers.
  • Identifying product opportunities at existing and potential customers and collaborating with account teams to execute technical campaigns.
  • Supporting technical evaluations and benchmarks, and driving the implementation of Cadence solutions.
  • Providing ongoing support and promoting usage at existing customer sites.
  • Collaborating with R&D on tool and methodology improvements.
  • Creating and contributing technical content for Cadence Online Support.
  • Traveling as required (up to 20%).

Requirements

  • Minimum BS-EE with 8-10 years of experience or MS-EE with 6-8 years of experience.
  • Core timing signoff expertise.
  • Advanced node STA, UPF & constraints debugging.
  • Hierarchical & 3DIC design STA and closure solutions.
  • Digital Design Fundamentals.
  • Semiconductor fundamentals and Static Timing Analysis.
  • Experience with ASIC digital implementation flows and tools.
  • Working knowledge of a scripting language (TCL/Perl/Python).
  • Strong customer-facing communication and problem-solving skills.
  • Strong personal drive for continuous learning and expanding professional skill sets.
  • Strong verbal and written communication skills.

Skills

  • Digital Implementation
  • Signoff Tools
  • Synthesis
  • Place and Route
  • Timing Signoff
  • Physical Signoff
  • Power Signoff
  • STA
  • UPF
  • Constraints Debugging
  • Hierarchical Design STA
  • 3DIC Design STA
  • ASIC Digital Implementation
  • TCL
  • Perl
  • Python

Location

  • California

Work Type

  • Onsite

Experience Level

  • Principal

Education Level

  • BS-EE
  • MS-EE

Salary/Compensations

  • $116,200 to $215,800

Benefits

  • Incentive compensation: bonus, equity
  • Competitive On Target Earnings (OTE) incentive compensation structure for sales positions.
  • Paid vacation and paid holidays
  • 401(k) plan with employer match
  • Employee stock purchase plan
  • Variety of medical, dental and vision plan options

About the Company

  • At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
  • We're doing work that matters. Help us solve what others can't.