CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027)
GlobalFoundries · Austin, TX, US
15 days agoImpress employers and recruiters.
Choose from hundreds of resume examples.

Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) role.
Rezi rewrites your resume against GlobalFoundries's job description. Free.

Tailor your resume to this CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) role.
Rezi rewrites your resume against GlobalFoundries's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) posting at GlobalFoundries — free, in seconds.

Don't guess if your resume is good enough.
See how it scores against the CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027) posting at GlobalFoundries — free, in seconds.
About the Role
Join the MIPS CPU IP Engineering organization for hands-on experience in the design and verification of advanced RISC-V processor IP. You will work with CPU architects, RTL designers, and verification engineers on CPU microarchitecture, RTL implementation, functional verification, performance analysis, automation, and debug.
Responsibilities
- Support RISC-V CPU microarchitecture and SystemVerilog RTL design and development.
- Contribute to CPU functions including instruction fetch and decode, execution, load/store, caches and memory interfaces, control and status registers, exceptions, and interrupts.
- Develop verification tests, assertions, checkers, and functional coverage for CPU features.
- Run CPU simulations and regressions and debug failures using logs, architectural traces, and waveforms.
- Verify processor functionality across instructions, privilege modes, memory operations, and architectural corner cases.
- Support CPU power, performance, and area analysis and optimization.
- Develop Python, C/C++, or scripting-based automation to improve design, verification, regression, and debug productivity.
- Document technical results and communicate findings to the engineering team.
- Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.
Requirements
- Education – At least a sophomore at time of application and actively pursuing a Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or related field through an accredited degree program during the time of internship.
- Must have at least an overall 3.0 GPA and be in good academic standing.
- English (Written & Verbal) language fluency.
- Ability to work at least 40 hours per week during the internship.
- Coursework or project experience in digital logic design and computer architecture.
- Familiarity with Verilog or SystemVerilog.
- Understanding of CPU fundamentals including pipelines, instruction execution, loads/stores, caches, and memory hierarchy.
- Programming or scripting experience with Python, C/C++, or similar languages.
- Strong analytical, problem-solving, and debugging skills.
Skills
- RISC-V CPU microarchitecture
- SystemVerilog RTL design
- CPU functions
- Instruction fetch and decode
- Execution
- Load/store
- Caches and memory interfaces
- Control and status registers
- Exceptions
- Interrupts
- Verification tests
- Assertions
- Checkers
- Functional coverage
- CPU simulations
- Regressions
- Debug
- CPU power, performance, and area analysis and optimization
- Python
- C/C++
- Scripting-based automation
- Technical documentation
- Communication
- Digital logic design
- Computer architecture
- Verilog
- SystemVerilog
- Pipelines
- Memory hierarchy
- Analytical skills
- Problem-solving skills
- Debugging skills
- AI tools
- Emerging technologies
- Project management
- Planning & organizational skills
- RISC-V Instruction Set Architecture (ISA)
- SystemVerilog/UVM
- Constrained-random verification
- CPU architecture
- Microarchitecture
- FPGA
- ASIC
- Processor-design
- Memory subsystems
- Privilege modes
- Virtual memory
- Simulation
- Waveform debug
- Git
- Linux
- Synthesis
- Lint
- Clock-domain crossing analysis
- Formal verification
- Timing analysis
- Assembly-language programming
Location
- Austin, Texas
- Santa Clara, California
Work Type
- Internship
Experience Level
- Entry-level
- Intern
Education Level
- Bachelor’s
- Master’s
- PhD
Salary/Compensations
- $20.00 - $40.00
Benefits
- One-on-one mentorship
- Work assignments that prioritize your growth and potential
- Professional development opportunities
- Chance to network with executives
About the Company
- GlobalFoundries (GF) is a leading manufacturer of essential semiconductors, enabling AI at scale from the cloud to the physical world.
- Through deep partnerships with customers, GF delivers differentiated, powerefficient and highperformance solutions for highgrowth markets.
- GF is a trusted and holistic technology partner for customers around the world.
- GF’s talented, global team remains focused every day on security, longevity and sustainability.
Equal Opportunity
- GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential.
- GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people.
- Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.
- All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law