Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

Tailor your resume to this HLD Validation Technical Lead role.

Rezi rewrites your resume against Altera's job description. Free.

Resume score gauge reading 58 out of 100

Don't guess if your resume is good enough.

See how it scores against the HLD Validation Technical Lead posting at Altera — free, in seconds.

About the Role

Researches, designs, develops, and optimizes software tools that enable the use of Field Programmable Gate Arrays (FPGA). Develops and optimizes compilers, flows, assemblers, models, tools, runtimes, and/or firmwares that are closely coupled to FPGA silicon, IP, and boards, while leveraging strong knowledge of FPGA hardware, logic design, board design, semiconductor devices, and chip layout. Designs, develops, and optimizes software abstractions and frameworks for acceleration with the FPGA for domains such as deep learning, DSP algorithms, or data analytics. Responds to customer/client requests or events as they occur.

Responsibilities

Develops and optimizes compilers, flows, assemblers, models, tools, runtimes, and/or firmwares.
Designs, develops, and optimizes software abstractions and frameworks for acceleration with the FPGA.
Responds to customer/client requests or events as they occur.
Develops validation strategies, test plans, regression suites, defect reports, and release-quality assessments.
Debugs cross-layer software and FPGA issues, analyzes results, and makes risk-based recommendations.
Communicates findings to technical and nontechnical stakeholders.
Provides technical guidance and mentorship to other engineers.

Requirements

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, Software Engineering, or a related field.
8+ years of experience in FPGA development, software-tool verification, or validation, including substantial hands-on work with FPGA design flows.
3+ years of technical leadership, project leadership, or equivalent experience guiding engineers and coordinating complex validation work.
Strong understanding of FPGA architectures and tool flows from design entry through compilation, simulation, implementation, timing analysis, and hardware execution.
Proficiency with scripting and automation, such as Python, Perl, Tcl, or shell.
Experience with CI/CD or automated regression infrastructure.
Experience with FPGA AI Suite, HLS Compiler, or DSP Builder is especially valuable.
Hands-on experience with Altera/Intel Quartus Prime or comparable FPGA development tools.
Familiarity with Verilog or VHDL; simulation, waveform, synthesis, place-and-route, and timing-analysis tools.
Experience with FPGA development kits, board-level testing, SoC integration, PCIe or embedded flows, or hardware/software bring-up.
Experience with Linux and Windows test environments, containers, virtual machines, and shared lab infrastructure.
Experience with performance characterization, AI model benchmarking, test-result analysis, and automated reporting.
Experience with UI automation using Playwright, Selenium, or comparable tools.

Skills

FPGA development
Software-tool verification
Software-tool validation
FPGA design flows
Technical leadership
Project leadership
FPGA architectures
FPGA tool flows
Design entry
Compilation
Simulation
Implementation
Timing analysis
Hardware execution
Validation strategies
Test plans
Regression suites
Defect reports
Release-quality assessments
Scripting
Automation
Python
Perl
Tcl
Shell scripting
CI/CD
Automated regression infrastructure
Cross-layer software debugging
FPGA debugging
Results analysis
Risk-based recommendations
Communication
Collaboration
Mentoring
High-Level Synthesis (HLD) tools
DSP-oriented design
AI-oriented FPGA tools
Compiler flows
Design-generation tools
FPGA AI Suite
HLS Compiler
DSP Builder
Altera/Intel Quartus Prime
Verilog
VHDL
Waveform tools
Synthesis tools
Place-and-route tools
Timing-analysis tools
FPGA development kits
Board-level testing
SoC integration
PCIe flows
Embedded flows
Hardware/software bring-up
Linux
Windows
Containers
Virtual machines
Shared lab infrastructure
Performance characterization
AI model benchmarking
Test-result analysis
Automated reporting
UI automation
Playwright
Selenium

Location

Penang, Malaysia
Austin, Texas, United States

Work Type

Regular
Shift 1

Experience Level

8+ years of experience in FPGA development, software-tool verification, or validation
3+ years of technical leadership, project leadership, or equivalent experience

Education Level

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, Software Engineering, or a related field.
Master's degree in Electrical Engineering, Computer Engineering, Computer Science, Software Engineering, or a related field.

Equal Opportunity

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.