Principal Engineer Product Management at Lattice Semiconductor | Austin, TX, US | Rezi

Principal Engineer Product Management at Lattice Semiconductor

Principal Engineer Product Management

Lattice Semiconductor · Austin, TX, US

3 weeks ago

Principal Engineer Product Management

Lattice Semiconductor · Austin, TX, US

25 days ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now
Resume preview

Tailor your resume to this Principal Engineer Product Management role.

Rezi rewrites your resume against Lattice Semiconductor's job description. Free.

Resume score gauge reading 58 out of 100

Don't guess if your resume is good enough.

See how it scores against the Principal Engineer Product Management posting at Lattice Semiconductor — free, in seconds.

About the Role

This role sits at the intersection of standards development and product engineering, representing the company in relevant OCP working groups, translating specifications into concrete behavioral and interface documents, and handing engineering a solution architecture they can build against with confidence.

Responsibilities

  • Represent the company in OCP and related industry bodies, contributing to specification development and tracking spec evolution that affects product direction.
  • Translate OCP specifications into internal solution architecture, defining how MMBI, OBMF, and mPnP requirements map onto our BIOS/UEFI and BMC firmware stack.
  • Author behavioral specification documents that define expected system behavior at defined interfaces in enough detail for engineering to implement without ambiguity.
  • Author user-facing and integration documentation that OEM/ODM partners and internal teams can use to validate compliance.
  • Define solution architecture artifacts that bridge OCP spec requirements and buildable engineering designs.
  • Work cross-functionally with product engineering, firmware development, and validation teams to ensure architecture decisions are implementable, testable, and maintainable.
  • Track competitive and ecosystem positioning relative to other firmware vendors and OCP contributors, feeding insights back into product and R&D strategy.
  • Support customer- and partner-facing technical discussions, including OEM/ODM enablement and pre-sales technical deep dives on OCP-aligned platforms.

Requirements

  • Strong working knowledge of BIOS/UEFI firmware architecture and the boot/platform initialization stack.
  • Direct experience with OCP specifications and workgroups, ideally hands-on exposure to MMBI, OBMF, mPnP, or DC-MHS.
  • Experience authoring technical specifications: behavioral specs, interface control documents, or architecture design documents that engineering teams have directly implemented from.
  • Familiarity with BMC firmware and host-BMC communication models (Redfish, IPMI, or equivalent management interfaces).
  • Experience participating in standards bodies or industry consortia.
  • Ability to operate across abstraction levels.
  • Strong technical writing skills.
  • Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, Computer Science, or related field.
  • Prior contribution history in OCP (named contributor, workgroup co-chair, or spec author).
  • Experience with rack-scale or disaggregated server architectures.
  • Familiarity with firmware security concepts as they intersect with OCP specs.
  • Familiarity with ARM architecture.
  • Successful background and reference checks.
  • Satisfactory proof of right to work in the United States of America.
  • Completion of a Form I-9, Employment Eligibility Verification, upon hire.

Skills

  • BIOS/UEFI firmware architecture
  • Boot/platform initialization stack
  • OCP specifications
  • MMBI
  • OBMF
  • mPnP
  • DC-MHS
  • Technical specification authoring
  • Behavioral specs
  • Interface control documents
  • Architecture design documents
  • BMC firmware
  • Host-BMC communication models
  • Redfish
  • IPMI
  • Standards bodies participation
  • Industry consortia participation
  • Technical writing
  • Rack-scale server architectures
  • Disaggregated server architectures
  • Firmware security concepts
  • ARM architecture

Location

  • United States of America

Work Type

  • Full-time

Experience Level

  • Mid-level
  • Senior

Education Level

  • Bachelor's degree
  • Master's degree

Salary/Compensations

  • In addition to base pay, this role may be eligible for variable/ incentive compensation and/or equity.

Benefits

  • Comprehensive, competitive benefits package
  • Healthcare plans
  • Retirement plans
  • Paid time off

About the Company

  • Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry.
  • Our focus is on R&D, product innovation, and customer service.
  • Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.
  • Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.
  • For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com.
  • You can also follow us via Twitter, Facebook, or RSS.
  • At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.

Equal Opportunity

  • As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law.
  • All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire.
  • We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.
  • Applications are welcome from all qualified candidates.