Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Experienced AMS Design Verification Engineer role.
Rezi rewrites your resume against Apple's job description. Free.
Tailor your resume to this Experienced AMS Design Verification Engineer role.
Rezi rewrites your resume against Apple's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Experienced AMS Design Verification Engineer posting at Apple — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Experienced AMS Design Verification Engineer posting at Apple — free, in seconds.
About the Role
As a member of our Advanced Technology group, you will have the rare and rewarding opportunity to craft upcoming products, which will delight and encourage millions of Apple’s customers every single day. This role is for a Design Verification Engineer who will enable bug-free first silicon for the mixed-signal designs in our NEW London team.
Responsibilities
- Definition and design of Self-checking verification environments for multi-layer systems using the SystemVerilog UVM library.
- Verification strategy definition and execution of verification tasks to ensure bug-free tape-outs.
- Performance-based analysis.
- Power related analysis and scenario design for early power estimation.
- Deliveries of tests for design and test engineering teams.
- Gate-level verification (power and timing).
- Lab bring-up support.
- Research and innovations to improve verification techniques and tools for mixed-signal systems.
- Establishing cutting edge concepts and methods.
Requirements
- Knowledge of System Verilog test-bench language and UVM (Universal Verification Methodology).
- Hands-on experience with constrained random verification environments.
- Basic design background in support of verification results analysis.
- Knowledge of Object Oriented Programming (OOP).
- Proficiency in English language is required.
Skills
- SystemVerilog
- UVM
- Constrained Random Verification
- Object Oriented Programming (OOP)
- Assertion Based Verification
- C++
- Python
- Verilog
- FPGA emulation
Location
- London
Work Type
- Full-time
Experience Level
- Mid-level
- Senior
Education Level
- Master’s degree or PhD in Electrical/Computer Engineering or proven industrial experience/degree equivalent
About the Company
- At Apple, we work daily to craft products that enrich people’s lives.
- We are looking for forward-thinking and creative individuals.
- We are committed to inclusion and diversity.
Equal Opportunity
- Apple is an Equal Opportunity Employer that is committed to inclusion and diversity.
- We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.
- Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.