Lead Design Engineer at Cadence Design Systems | Austin, TX, US | Rezi

Lead Design Engineer at Cadence Design Systems

Lead Design Engineer

Cadence Design Systems · Austin, TX, US

1 months ago

Lead Design Engineer

Cadence Design Systems · Austin, TX, US

a month ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now
Resume preview

Tailor your resume to this Lead Design Engineer role.

Rezi rewrites your resume against Cadence Design Systems's job description. Free.

Resume score gauge reading 58 out of 100

Don't guess if your resume is good enough.

See how it scores against the Lead Design Engineer posting at Cadence Design Systems — free, in seconds.

About the Role

We hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities

  • Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.
  • Design scalable, reusable, and robust verification environments, including developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.
  • Analyze architectural specifications to identify critical features and corner cases requiring rigorous testing.
  • Write complex test cases and sequences to achieve high functional coverage.
  • Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.
  • Implement constrained-random stimulus generation to explore the design space beyond directed tests.
  • Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.
  • Monitor and analyze functional and code coverage metrics.
  • Oversee simulations on the synthesized netlist to verify timing and reset behavior.
  • Define the "definition of done" and provide final technical approval for the verification phase.
  • Guide junior engineers on coding standards and debugging techniques.
  • Act as the primary technical point of contact between the design, architecture, and emulation teams.
  • Manage timelines, identify risks in the verification schedule, and prioritize tasks to meet project deadlines.

Requirements

  • 4–7 years of hands-on DV experience in semiconductor/ASIC/SoC companies.

Skills

  • UVM/SystemVerilog
  • Bus Functional Models (BFMs)
  • constrained-random stimulus generation
  • Formal Verification
  • Gate-Level Simulation (GLS)

Experience Level

  • 4-7 years

Education Level

  • B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field

About the Company

  • We’re doing work that matters. Help us solve what others can’t.