Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Design Verification Emulation, Hardware role.
Rezi rewrites your resume against River AI Inc.'s job description. Free.
Tailor your resume to this Design Verification Emulation, Hardware role.
Rezi rewrites your resume against River AI Inc.'s job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Design Verification Emulation, Hardware posting at River AI Inc. — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Design Verification Emulation, Hardware posting at River AI Inc. — free, in seconds.
About the Role
We are seeking an emulation-focused design verification engineer to drive IP and SoC verification on emulation platforms. You will translate architectural and microarchitectural definitions into emulation workloads, adapt and run tests, and partner with DV block owners on debug and emulation-specific closure. You will also develop the models and infrastructure needed to support this work.
Responsibilities
- Translate IP and SoC verification plans into execution strategies, mapping tests to simulation, simulation acceleration, or emulator-hosted verification.
- Define emulation workload goals and run acceptance criteria with DV block owners.
- Build and maintain models and test components for simulation acceleration and emulator-hosted verification flows.
- Develop and improve platform bring-up, compile, mapping, runtime, regression, and debug flows.
- Adapt or develop test environments, transactors, stimulus, and software-driven workloads for emulation platforms.
- Track workload execution and failures, review results with DV block owners, and help close emulation-specific gaps.
- Provide emulation signoff as an input to overall IP and SoC verification signoff.
- Triage emulation compile, runtime, and test failures; isolate design, model, testbench, or infrastructure issues; partner with RTL and DV block owners to resolve them.
- Build and apply agentic workflows across workload planning, model and test preparation, platform setup, run orchestration, failure triage, result analysis, and closure reporting.
- Build and maintain scripts and tools using Python, Tcl, Bash, or similar languages to improve platform usability, regression throughput, and results visibility.
Requirements
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, and 5+ years of industry experience.
- Hands-on experience with platforms such as Cadence Palladium/Protium, Synopsys ZeBu/HAPS, or comparable systems, including bring-up, model integration, compilation, execution, and debug.
- Experience building or adapting models and test environments for simulation acceleration, emulator-hosted verification, or both.
- Strong understanding of verification planning, regression strategy, and verification closure.
- Ability to translate DV goals into emulation workload and run criteria.
- Experience verifying complex IP or SoCs, with an understanding of how verification needs change from block-level to system-level testing.
- Proficiency in SystemVerilog, C/C++, and scripting languages such as Python, Tcl, or Bash.
- Ability to assess which tests and workloads are effective on emulation platforms, including tradeoffs among runtime, fidelity, observability, and debug.
- A collaborative mindset and a bias for action when working across design, verification, software, and infrastructure teams.
- Experience using emulation for long-running software workloads, firmware and driver validation, system-level scenarios, or pre-silicon software bring-up.
- Background developing synthesizable test components, transactors, behavioral models, or emulation-friendly replacements for simulation models.
- Experience with UVM-based verification environments and adapting them for acceleration or emulation.
- Familiarity with coverage-driven verification and SystemVerilog Assertions (SVA).
- Experience using emulation workloads for performance verification and power estimation.
- Experience with high-performance silicon such as CPUs, GPUs, AI accelerators, or complex SoCs.
- Experience with workflow management, CI/CD, regression definition and visibility, EDA tool configuration and usage, and other infrastructure tasks.
Skills
- SystemVerilog
- C/C++
- Python
- Tcl
- Bash
- Cadence Palladium/Protium
- Synopsys ZeBu/HAPS
- UVM
- SystemVerilog Assertions (SVA)
Location
- Austin, Texas
- Palo Alto, California
Work Type
- Onsite
Experience Level
- 5+ years of industry experience
Education Level
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field
Salary/Compensations
- $200,000 - $420,000 USD
Benefits
- Equity
- Generous health, dental, and vision benefits
- Unlimited PTO
- Relocation support
About the Company
- At River AI, our mission is to create personal AI owned and shaped by each individual.
- We are rewriting the entire stack from scratch: personal hardware for local inference, bespoke training infrastructure, next-generation UIs, and frontier deep learning research.
- We are scientists, engineers, and builders from the industry's top tech companies and AI labs.
- We bring a proven track record of scaling consumer systems for hundreds of millions of users and architecting the pre-training infrastructure behind today's frontier models.