Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this ASIC Developer role.
Rezi rewrites your resume against Ericsson's job description. Free.
Tailor your resume to this ASIC Developer role.
Rezi rewrites your resume against Ericsson's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the ASIC Developer posting at Ericsson — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the ASIC Developer posting at Ericsson — free, in seconds.
About the Role
Join Ericsson’s Accelerator IP team in Austin, TX as a Senior RTL Design Engineer and own the microarchitecture of next-generation L1 accelerators from blank page to silicon. Thrive on translating complex DSP/FEC algorithms into high-performance SystemVerilog, making power/area/throughput trade-offs, and delivering end-to-end IP in a lean, high-impact team.
Responsibilities
- Transform high-level architectural vision into blazing-fast, reliable RTL (SystemVerilog/Verilog).
- Take complete ownership of major IP blocks—specification, microarchitecture, RTL creation, synthesis, and delivery.
- Act as the go-to technical lead for verification, backend/PD, and architecture teams.
- Drive optimizations to balance power, area, and throughput without compromising innovation.
- Lead critical design decisions that steer the next generation of telecom hardware.
Requirements
- Several years of RTL design in complex ASIC/IP environments.
- Expert SystemVerilog/Verilog skills—and a passion for crafting elegant, efficient designs.
- End-to-end ASIC flow mastery: coding, linting, CDC, synthesis, timing closure.
- Proven ability to distill DSP, FEC, or other L1 processing algorithms into high-performance hardware.
- Equally comfortable deep-diving into code and shaping high-level architecture strategies.
- A collaborative powerhouse who thrives in an intense, creative, close-knit environment.
Skills
- SystemVerilog
- Verilog
- RTL design
- ASIC flow
- Linting
- CDC
- Synthesis
- Timing closure
- DSP algorithms
- FEC algorithms
- L1 processing algorithms
Location
- Austin, TX
- USA
Work Type
- Hybrid
- On-site
Experience Level
- Senior
Salary/Compensations
- $117,000 to $175,000
Benefits
- Annual bonus
- Choice of three medical plan options
- Dental plan option
- Company credits towards medical and dental premiums
- 401(k) Plan with automatic 3% company contribution
- Company match $1 for $1 on the first 3% of eligible pay
- Company match 50 cents on every $1 on the next 2% of eligible pay
- Company credits for basic life insurance
- Company credits for basic accidental death and dismemberment coverage
- Company credits for short-term and long-term disability coverage
- Optional participation in Stock Purchase Plan
- 15 days of accrued vacation
- Up to 3 personal days per year
- 11 annual holidays
- 8 hours of volunteer time
- 80 hours of sick time annually
- Up to 16 weeks of paid maternity leave
- 6 weeks of parental or adoption leave at 100% of pay
- Financial wellness programs
- Educational assistance
- Matching gifts
- Recognition programs
About the Company
- Ericsson designs custom microarchitecture accelerators for EMCA L1 processing that push the boundaries of performance and innovation.
- Ericsson uses a merit-based hiring approach that values people with different experiences, perspectives and skillsets.
- Ericsson believes a merit-based approach drives innovation, which is essential for future growth.
Equal Opportunity
- Ericsson is proud to be an Equal Opportunity employer.
- Ericsson encourages people from all backgrounds to apply and realize their full potential as part of our Ericsson team.