Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Principal Product Engineer role.
Rezi rewrites your resume against Cadence Design Systems's job description. Free.
Tailor your resume to this Principal Product Engineer role.
Rezi rewrites your resume against Cadence Design Systems's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Principal Product Engineer posting at Cadence Design Systems — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Principal Product Engineer posting at Cadence Design Systems — free, in seconds.
About the Role
As a Product Engineer in the Digital and Signoff Group (DSG) at Cadence, you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. You will be a source of technical place and route expertise to Cadence customers and to R&D, supporting Cadence products and debugging customer issues.
Responsibilities
- Support Cadence products in the Digital and Signoff team.
- Track and debug customer issues and work with R&D and release team on issue resolution.
- Run design benchmarks and develop flows and solutions.
Requirements
- Deep understanding of ASIC design methodologies and of every stage of the RTL to GDSII flow.
- Proven hands-on experience with timing closure and PPA optimization at 16nm and below nodes.
- Strong analysis skills to debug customer problems and propose solutions.
- MS in EE with 5+ years of experience in Digital Implementation, either as a design engineer or as a product engineer OR BS in EE with 8+ years of experience in Digital Implementation, either as a design engineer or as a product engineer.
- Strong understanding of VLSI physical design and timing analysis; familiarity with digital implementation challenges including RTL synthesis, placement optimization, clock tree synthesis, routing optimization and silicon signoff.
- Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes.
- Exposure to, and solid understanding of, hierarchical design methodologies and low power design.
- Energetic team player with a passion for problem solving.
- Strong analysis skills with a track record to prove it.
- Strong communication skills (verbal and written).
- Automation skills using Perl, Tcl and shell scripting.
Skills
- Place and route expertise
- Timing closure
- PPA optimization
- RTL to GDSII flow
- VLSI physical design
- Timing analysis
- RTL synthesis
- Placement optimization
- Clock tree synthesis
- Routing optimization
- Silicon signoff
- Hierarchical design methodologies
- Low power design
- Problem solving
- Analysis skills
- Communication skills
- Perl scripting
- Tcl scripting
- Shell scripting
Experience Level
- 5+ years of experience in Digital Implementation (with MS)
- 8+ years of experience in Digital Implementation (with BS)
Education Level
- MS in EE
- BS in EE
About the Company
- At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- We’re doing work that matters. Help us solve what others can’t.