Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Staff SOC Physical Design Engineer role.
Rezi rewrites your resume against Qualcomm's job description. Free.
Tailor your resume to this Staff SOC Physical Design Engineer role.
Rezi rewrites your resume against Qualcomm's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Staff SOC Physical Design Engineer posting at Qualcomm — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Staff SOC Physical Design Engineer posting at Qualcomm — free, in seconds.
About the Role
This role involves leading and planning the Physical Design Flow of high-speed DDR, graphics, physical verification flows, micro-architecture, SOC algorithm design and modeling, and methodology. The focus is on target power utilization and optimization for system-on-chip (SoC) products, considering the impact on power and performance.
Responsibilities
- Floor Planning
- Clock Tree Synthesis
- Place and Route
- PDN
- Timing analysis and closure
- Performs various physical verification checks (such as LVS, DRC, design-for-manufacturing & design-for-yield) at the chip and block levels
- Provides schedules and support cross-functional engineering effort to drive to signoff closure for tapeout
- Acts as a strong contributor at design reviews and project meetings
- Communicates and implements a development plan
Requirements
- Master's Degree (or foreign academic equivalent) in Electrical Engineering, Computer Engineering, Computer Science or related degree field
- Three (3) years of experience in a related occupation
Skills
- Physical Design Flow
- High-speed DDR
- Graphics
- Physical verification flows
- Micro-architecture
- SOC algorithm design and modeling
- Methodology
- Power utilization and optimization
- Performance optimization
- Floor Planning
- Clock Tree Synthesis
- Place and Route
- PDN
- Timing analysis
- Timing closure
- LVS
- DRC
- Design-for-manufacturing
- Design-for-yield
- Chip level verification
- Block level verification
- Schedule management
- Cross-functional engineering support
- Signoff closure
- Tapeout
- Design reviews
- Project meetings
- Development plan implementation
Location
- Onsite
Work Type
- Full-time
Experience Level
- 3 years of experience
Education Level
- Master's Degree
Salary/Compensations
- $152,360.00 - $210,000.00/year
About the Company
- Qualcomm Technologies, Inc. is an equal opportunity employer.
Equal Opportunity
- Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
- Qualcomm is committed to providing an accessible process for individuals with disabilities.
- Qualcomm is also committed to making our workplace accessible for individuals with disabilities.