Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Target Resume Now
Tailor your resume to this Design Verification Engineer, Senior Staff role.
Rezi rewrites your resume against Qualcomm's job description. Free.
Tailor your resume to this Design Verification Engineer, Senior Staff role.
Rezi rewrites your resume against Qualcomm's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Design Verification Engineer, Senior Staff posting at Qualcomm — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Design Verification Engineer, Senior Staff posting at Qualcomm — free, in seconds.
About the Role
We are seeking a Senior Staff Design Verification Engineer to lead verification architecture and execution for DSP products, high-speed SerDes integration, full-chip SoC verification, and pre-silicon ATE functional test validation. This role will drive verification closure from test planning and UVM environment development through production-oriented ATE vector signoff and post-silicon bring-up support.
Responsibilities
- Architect, develop, and maintain scalable SystemVerilog/UVM verification environments for DSP products, SerDes subsystems, SoC interconnects, and full-chip integration.
- Lead verification of DSP functionality, datapaths, control logic, configuration, performance modes, error handling, and system-level integration.
- Verify SerDes integration, including calibration flows, CDR/PLL control, equalization, lane configuration, deskew, loopback, and digital interface behavior.
- Own SoC-level verification planning and closure for reset/boot flows, clocking, power states, interrupts, CDC/RDC, register access, and high-speed datapaths.
- Lead ATE functional test development across DSP, SerDes, SoC, and related hardware subsystems, including simulation, debug, qualification, and production vector signoff.
- Partner with Design, DFT, Firmware, Silicon Validation, Product Engineering, and ATE teams to transition test content from simulation to silicon and production environments.
- Drive metric-based verification closure across functional coverage, code coverage, assertions, and regression results.
- Debug complex multi-clock, multi-power-domain, RTL, testbench, firmware, and system integration issues.
- Provide technical leadership, mentor engineers, and improve regression efficiency, automation, and debug methodologies.
Requirements
- Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
- Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
- PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
- 10+ years of ASIC/SoC design verification experience.
- Strong hands-on expertise with SystemVerilog and UVM, including testbench architecture, sequences, agents, monitors, scoreboards, checkers, and coverage development.
- Experience verifying DSP products, complex SoC subsystems, full-chip integration, and high-speed interfaces.
- Strong understanding of SerDes digital integration, including PMA/PCS interfaces, calibration, training, equalization, clocking, resets, and lane management.
- Experience developing or validating functional test content for ATE, production test, silicon bring-up, or post-silicon validation.
- Proficiency with industry-standard simulation, debug, and coverage tools such as VCS/Verdi, Xcelium, or Questa.
- Strong scripting and automation skills using Python, Perl, Bash, Make, or similar tools.
- Proven ability to lead technical execution across cross-functional and geographically distributed teams.
- Experience with DSP architectures, signal-processing datapaths, communications products, or high-throughput data processing blocks.
- Knowledge of high-speed protocols such as PCIe, CXL, Ethernet, or custom multi-gigabit PHYs.
- Experience correlating pre-silicon simulation results with post-silicon lab validation or ATE fallout.
- Familiarity with UPF-based power-aware simulation and formal/property verification using SVA or JasperGold.
- Experience improving regression infrastructure, failure triage, and automated debug workflows.
Skills
- SystemVerilog
- UVM
- DSP verification
- SerDes integration
- SoC verification
- ATE functional test
- Python
- Perl
- Bash
- Make
- VCS/Verdi
- Xcelium
- Questa
- PCIe
- CXL
- Ethernet
- UPF
- SVA
- JasperGold
Location
- Canada
Work Type
- Full-time
Experience Level
- Senior Staff
- 10+ years
Education Level
- Bachelor's degree in Science, Engineering, or related field
- Master's degree in Science, Engineering, or related field
- PhD in Science, Engineering, or related field
About the Company
- As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.
- Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Equal Opportunity
- Qualcomm is an equal opportunity employer.
- If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process.
- You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here.
- Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process.
- Qualcomm is also committed to making our workplace accessible for individuals with disabilities.