Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Principal RTL Design Engineer, IO & Memory Systems role.
Rezi rewrites your resume against SambaNova's job description. Free.
Tailor your resume to this Principal RTL Design Engineer, IO & Memory Systems role.
Rezi rewrites your resume against SambaNova's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Principal RTL Design Engineer, IO & Memory Systems posting at SambaNova — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Principal RTL Design Engineer, IO & Memory Systems posting at SambaNova — free, in seconds.
About the Role
SambaNova is seeking a Principal Engineer to own the design, integration, and implementation of high-speed IO and memory subsystems within the DataScale® platform. This role is central to delivering reliable, high-performance AI systems at scale.
Responsibilities
- Engage in architecture exploration with system and chip architects to define IO and memory subsystem direction
- Drive feasibility studies and design trade-off analysis to meet PPA constraints
- Own microarchitecture definition and specification for IO and memory subsystems
- Deliver synthesizable, high-quality SystemVerilog RTL for assigned blocks against functionality, performance, and power targets
- Run the front-end design flow end to end, covering lint, CDC/RDC, synthesis, timing constraint development, and design-for-test readiness
- Partner with STA and physical design teams on timing closure, floorplanning, congestion analysis, and optimization at advanced process nodes
- Work closely with verification and emulation teams to ensure design validation coverage and quality
- Collaborate with software and firmware teams to ensure optimal end-to-end solutions
- Drive cross-functional triage of complex functional and performance issues to root cause and closure
- Apply engineering best practices including code review, testing, and refactoring
- Improve design and integration methodology, reuse, and flow scalability
Requirements
- MS in Electrical Engineering, Computer Science, or a related field
- 7+ years of experience in ASIC design
- Experience in logic design, microarchitecture, specification, SystemVerilog RTL design, and functional verification
- Experience with power, performance, or area optimization
- Experience with two or more on-chip or chip-to-chip protocols and interfaces such as AXI, APB, PCIe, Ethernet, or UCIe
- Experience with memory subsystems such as HBM and CXL
- Ability to evaluate and select vendor IP, and to read and distill complex IP and protocol specifications into actionable design requirements
- Clear and effective communicator with a proactive, collaborative approach to problem-solving
Skills
- logic design
- microarchitecture
- specification
- SystemVerilog RTL design
- functional verification
- power optimization
- performance optimization
- area optimization
- AXI
- APB
- PCIe
- Ethernet
- UCIe
- HBM
- CXL
- IP evaluation
- protocol specification distillation
- problem-solving
Location
- Worldwide
Work Type
- Full-time
Experience Level
- Principal Engineer
- 7+ years of experience
Education Level
- MS in Electrical Engineering, Computer Science, or a related field
Salary/Compensations
- $180,000—$255,000 USD
Benefits
- Equity
- 95% premium coverage for employee medical insurance
- 77% premium coverage for dependents
- Health Savings Account (HSA) with employer contribution
- Dental insurance
- Vision insurance
- Short-term Disability insurance
- Long-term Disability insurance
- Basic Life insurance
- Voluntary Life insurance
- AD&D insurance
- Flexible Spending Account (FSA) options (Health Care, Limited Purpose, Dependent Care)
- Headspace subscription
- Gympass+ membership
- One Medical membership
- Counseling services with an Employee Assistance Program
About the Company
- SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide.
- At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model.
- Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications.
- RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.
Equal Opportunity
- SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.