Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this System Technology Research Engineer - (PhD Intern) role.
Rezi rewrites your resume against Intel Corporation's job description. Free.
Tailor your resume to this System Technology Research Engineer - (PhD Intern) role.
Rezi rewrites your resume against Intel Corporation's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the System Technology Research Engineer - (PhD Intern) posting at Intel Corporation — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the System Technology Research Engineer - (PhD Intern) posting at Intel Corporation — free, in seconds.
About the Role
Intel's Foundry System Technology team is seeking a talented intern to help push the boundaries of semiconductor and packaging manufacturing technologies. The team is dedicated to advancing Moore's Law, exploring new product opportunities, and leading industry-defining packaging development through System Technology Co-optimisation (STCO). As a Research Engineer Intern, you will play a crucial role in developing STCO methodology and evaluating 3D/2.5D dis-aggregation schemes using solder microbumps or hybrid bonding for memory and logic stacking across different product architectures.
Responsibilities
- Develop and enhance STCO methodologies.
- Perform system-level evaluations of novel devices, interconnects, patterning, materials, systems, and integration schemes.
- Collaborate with diverse teams to drive innovation across various applications.
Requirements
- Active Ph.D. candidacy in Electrical Engineering, Electronics Engineering, Computer Architecture and Design or similar.
- 1-2+ years research experience in System architecture modelling, digital circuit analysis and design, VLSI physical layout, electronic design automation, or multi-physics modeling of electronic materials or systems.
- Familiarity with IC design and physical layout tools such as Cadence Virtuoso or Synopsis Fusion Compiler.
- System architecture design and modelling.
- IC design, simulation, physical layout and tapeout experience.
- Familiar with DRAM and SRAM circuit design and layout.
- Familiar with integrated circuits manufacturing flow and requirements.
- Familiar with different 2.5D and 3D packaging technologies.
- 3DIC design and simulation experience.
- Good programming skills, preferably in Python.
Skills
- Driven and Motivated
- Analytical and Problem-Solving Skills
- Organized and Efficient
- Collaborative and Team-Oriented
- Flexible and Adaptable
- Strong Communicator
Location
- US, Oregon, Hillsboro
- US, California, Santa Clara
- US, Texas, Austin
Work Type
- Student / Intern
- Hybrid
Experience Level
- Intern
Education Level
- Ph.D. candidacy
Salary/Compensations
- $141,998.00-142,002.00 USD
Benefits
- Competitive pay
- Stock bonuses
- Health benefits
- Retirement benefits
- Vacation benefits
About the Company
- Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.
Equal Opportunity
- All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.