Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

Tailor your resume to this Contract-RISC-V CPU Microarchitecture RTL Engineer role.

Rezi rewrites your resume against Tenstorrent Unlisted/Referral Jobs's job description. Free.

Resume score gauge reading 58 out of 100

Don't guess if your resume is good enough.

See how it scores against the Contract-RISC-V CPU Microarchitecture RTL Engineer posting at Tenstorrent Unlisted/Referral Jobs — free, in seconds.

About the Role

The Graduate RISC-V CPU Microarchitecture / RTL Engineer will play a key role in developing next-generation CPU designs. This position requires a foundational understanding of CPU architecture, RTL, design verification, and physical design flow. The ideal candidate will contribute to unit specification, RTL design, verification strategy, and PPA closure.

Responsibilities

Contribute to the microarchitecture specification of assigned RISC-V CPU units, such as branch prediction, rename, instruction scheduling, vector execution, load/store, vector load/store support, and memory management units.
Design and maintain high-quality RTL using Verilog, SystemVerilog, VHDL, or similar hardware description languages.
Support unit verification by reviewing and refining verification environments and applying appropriate simulation, formal, and checker-based methodologies.
Contribute to PPA closure and actively use AI tools to accelerate and improve the CPU design process.

Requirements

Bachelor's, Master's, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
Basic understanding of high-performance CPU RTL for x86, Arm, POWER, SPARC, or RISC-V processors.
Foundational knowledge of CPU microarchitecture, design verification strategies, and power, performance, and area trade-offs.
Analytical problem solver and collaborative communicator who can work effectively across multiple disciplines.

Skills

CPU architecture
RTL
Design verification
Physical design flow
Verilog
SystemVerilog
VHDL
RISC-V architecture
V-extension
Vector execution
AI-driven design methodologies

Location

Tokyo, Japan

Work Type

Hybrid

Experience Level

Graduate
Entry Level

Education Level

Bachelor's Degree
Master's Degree
PhD

Benefits

Highly competitive compensation package

About the Company

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency.
With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors.
Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible.
We value collaboration, curiosity, and a commitment to solving hard problems.
We are growing our team and looking for contributors of all seniorities.

Equal Opportunity

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology.
Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2).
These requirements apply to persons located in the U.S. and all countries outside the U.S.
As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency.
If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.