Impress employers and recruiters.
Choose from hundreds of resume examples.
Impress employers and recruiters.
Choose from hundreds of resume examples.
Tailor your resume to this Senior Digital Verification Engineer role.
Rezi rewrites your resume against Efficient Computer's job description. Free.
Tailor your resume to this Senior Digital Verification Engineer role.
Rezi rewrites your resume against Efficient Computer's job description. Free.
Don't guess if your resume is good enough.
See how it scores against the Senior Digital Verification Engineer posting at Efficient Computer — free, in seconds.
Don't guess if your resume is good enough.
See how it scores against the Senior Digital Verification Engineer posting at Efficient Computer — free, in seconds.
About the Role
Efficient is developing the world’s most energy-efficient general-purpose computer processor. Our patented technology uses 100x less energy than state-of-the-art ultra-low-power processors and is programmable using standard high-level programming languages and AI/ML frameworks. This level of efficiency enables perpetual, pervasive intelligence, allowing AI/ML to run continuously on a AA battery for 5-10 years. Our platform's unprecedented efficiency enables IoT devices to intelligently capture and curate first-party data, driving the next major computing revolution.
Responsibilities
- Drive the functional verification of complex SoC/IP designs from specification through tapeout on a newly formed verification team.
- Influence products and processes as the company moves from initial product development to market release and scaled volume production.
Requirements
- 10+ years of progressive experience in ASIC/SoC design verification with multiple full cycles of ownership from testbench architecture through tapeout.
- Expertise in UVM-based testbench architecture and constrained-random verification methodology.
- C/C++ experience for modeling or verification.
- Demonstrated track record of driving functional and code coverage to tapeout sign-off on complex, multi-million-gate SoC/ASIC designs.
- Proven ability to debug complex simulation failures.
- Proficiency in Python for test automation, log analysis, coverage post-processing, and regression flow development.
- Ability to clearly communicate verification risk, status, and tradeoffs to technical peers and program leadership.
Skills
- UVM
- SystemVerilog
- C/C++
- Python
- Formal verification (JasperGold or similar)
- AI Agentic flows for DV
- Software/Firmware based testing
- Post-silicon experience
- SoC Architecture (ARM, RISC-V, AMBA AXI/ACE/CHI, memory controllers, DMA engines, interrupt controllers, standard peripherals)
- Power aware verification
- UPF
Experience Level
- 10+ years of progressive experience in ASIC/SoC design verification
Education Level
- Bachelor's or Master's/PhD degree in Electrical Engineering, Computer Engineering, or a related field.
Salary/Compensations
- $160,000 to $210,000
Benefits
- Meaningful equity
- Comprehensive benefits
- 401K match
- Company-paid benefits
- Equity program
- Paid parental leave
- Flexibility
About the Company
- Efficient is developing the world’s most energy-efficient general-purpose computer processor.
- Our patented technology uses 100x less energy than state-of-the-art ultra-low-power processors and is programmable using standard high-level programming languages and AI/ML frameworks.
- This level of efficiency makes perpetual, pervasive intelligence possible: run AI/ML continuously on a AA battery for 5-10 years.
- Our platform’s unprecedented level of efficiency enables IoT devices to intelligently capture and curate first-party data to drive the next major computing revolution.
- We are committed to personal and professional development and strive to grow together as people and as a company.