Impress employers and recruiters.
Choose from hundreds of resume examples.

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

This role owns the physical implementation of RISC-V CPU and AI IP blocks end to end, from synthesis through PnR, timing closure, and GDSII signoff, directly determining how fast Tenstorrent can commit to a customer's timeline.

Responsibilities

• Owns physical implementation of IP blocks end to end, from synthesis through PnR, timing closure, and GDSII signoff.
• Works closely with RTL owners to close critical paths and hit power budgets.
• Builds floorplans, power grids, pin placement, and clocking strategies.
• Delivers IP integration collateral including LEF/DEF, timing and power models, GDS, and signoff reports.
• Engages in front-to-back co-design with architecture, RTL, and chiplet integration teams.

Requirements

• BS/MS/PhD in EE/ECE/CE/CS.
• 5+ years of block-level or IP-centric physical design through tapeout.
• Expertise with industry-standard tools (Innovus, ICC2/FusionCompiler, PrimeTime).
• Expertise with scripting languages (Tcl, Python, Perl).
• Deep understanding of advanced node challenges.
• Deep understanding of low-power design (UPF, power gating, multi-Vt, voltage scaling).
• Deep understanding of signoff (STA, LEC).
• Track record of block-level and IP tapeouts on advanced nodes.
• Must be eligible to access U.S. export-controlled technology.

Skills

• Physical design
• Synthesis
• Place and Route (PnR)
• Timing closure
• GDSII signoff
• PPA optimization
• Power gating
• Multi-Vt
• Voltage scaling
• Static Timing Analysis (STA)
• Logic Equivalence Checking (LEC)
• Floorplanning
• Power grid design
• Pin placement
• Clocking strategies
• LEF/DEF generation
• Timing model creation
• Power model creation
• Tcl scripting
• Python scripting
• Perl scripting

Location

• Toronto, ON
• Austin, TX
• Belgrade, Serbia

Work Type

• Hybrid

Experience Level

• Various seniorities
• Entry-level
• Mid-level
• Senior

Education Level

• BS in EE/ECE/CE/CS
• MS in EE/ECE/CE/CS
• PhD in EE/ECE/CE/CS

Salary/Compensations

• $100k - $500k

Benefits

• Highly competitive compensation package

About the Company

• Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency.
• Solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors.
• The diverse team has developed a high performance RISC-V CPU from scratch.
• The team shares a passion for AI and a deep desire to build the best AI platform possible.
• Values collaboration, curiosity, and a commitment to solving hard problems.
• Tenstorrent licenses RISC-V and AI IP to customers who need hardened, PPA-proven deliverables on their target node and foundry.

Equal Opportunity

• We are an equal opportunity employer.