Global Advisory & Markets, GSET FPGA Engineer, Associate / Vice Preisdent, Sydney at Goldman Sachs | AU | Rezi

Global Advisory & Markets, GSET FPGA Engineer, Associate / Vice Preisdent, Sydney at Goldman Sachs

Global Advisory & Markets, GSET FPGA Engineer, Associate / Vice Preisdent, Sydney

Goldman Sachs · AU

2 weeks ago

Global Advisory & Markets, GSET FPGA Engineer, Associate / Vice Preisdent, Sydney

Goldman Sachs · AU

20 days ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Goldman Sachs Electronic Trading (GSET) is seeking strong engineers in the FPGA (Ultra Low Latency Trading) system space to design, build, and maintain a high-performance, high-availability, high-capacity FPGA platform for trading equities. These engineers will focus on implementing the platform, its surrounding ecosystem and order management workflows, writing highly performant code and optimizing its interaction with hardware and infrastructure. They will adopt a data-driven approach to decision making and participate in the full product lifecycle, collaborating with colleagues globally.

Responsibilities

  • Design, build, and maintain a high-performance, high-availability, high-capacity, yet nimble and adaptive FPGA platform for trading equities.
  • Implement the platform, its surrounding ecosystem and order management workflows.
  • Write highly performant code and optimize its interaction with hardware and infrastructure.
  • Adopt a data-driven approach to decision making.
  • Participate in the full product lifecycle, including requirements gathering, design, implementation, testing, and monitoring execution quality.
  • Collaborate with colleagues across the world including in New York, London, Hong Kong, Tokyo, Singapore, and Stockholm.

Requirements

  • Bachelors or Masters degree in computer science or a similar engineering field.
  • Extensive experience with SystemVerilog or a similar hardware description language.
  • Ability to create testbenches to validate HDL code through simulation.
  • ModelSim experience is a plus.
  • Strong grasp of computer networks with in-depth understanding of Ethernet and TCP/IP.
  • Strong analytical and problem-solving skills.
  • Strong communication skills and the ability to work in a team.

Skills

  • SystemVerilog
  • Hardware Description Language
  • HDL code validation
  • Simulation
  • ModelSim
  • Computer networks
  • Ethernet
  • TCP/IP
  • Analytical skills
  • Problem-solving skills
  • Communication skills
  • Teamwork

Location

  • New York
  • London
  • Hong Kong
  • Tokyo
  • Singapore
  • Stockholm

Work Type

  • Full-time

Experience Level

  • Extensive experience

Education Level

  • Bachelors degree
  • Masters degree

Benefits

  • Training and development opportunities
  • Firmwide networks
  • Wellness offerings
  • Personal finance offerings
  • Mindfulness programs

About the Company

  • Goldman Sachs is a leading global investment banking, securities and investment management firm founded in 1869.
  • Headquartered in New York, with offices around the world.
  • Committed to fostering and advancing diversity and inclusion.
  • Committed to finding reasonable accommodations for candidates with special needs or disabilities during the recruiting process.

Equal Opportunity

  • Goldman Sachs is an equal opportunity employer and does not discriminate on the basis of race, color, religion, sex, national origin, age, veterans status, disability, or any other characteristic protected by applicable law.