Senior Security IP Engineer at Microsoft | Redmond, WA, USA | Rezi

Senior Security IP Engineer at Microsoft

Senior Security IP Engineer

Microsoft · Redmond, WA, USA

Today

Senior Security IP Engineer

Microsoft · Redmond, WA, USA

a day ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is responsible for powering Microsoft’s “Intelligent Cloud” mission by delivering core infrastructure and foundational technologies for Microsoft's online businesses. The Compute Silicon & Manufacturing Engineering (CSME) organization designs, develops, manufactures, and packages Microsoft's computer chips, including the Azure Cobalt. The SCIPS team is crucial in defining and delivering operational measures of success for hardware manufacturing, improving planning, quality, delivery, scale, and sustainability for Microsoft cloud hardware. We are seeking a Senior Security IP Design Engineer passionate about customer-focused solutions and implementing future technical solutions to manage and optimize cloud infrastructure.

Responsibilities

  • Own end-to-end development of security IPs from architecture and microarchitecture definition through silicon validation.
  • Collaborate with architecture, SoC, firmware, verification, and physical design teams to deliver high-quality IP solutions.
  • Develop high-performance, power-efficient RTL designs and drive PPA optimization across the design lifecycle.
  • Lead design signoff activities including CDC, RDC, LINT, synthesis, STA, and timing closure.
  • Implement and integrate hardware security technologies such as cryptographic accelerators, root-of-trust, secure boot, and key management.
  • Drive pre-silicon and post-silicon debug, silicon bring-up, and root-cause analysis of complex system issues.
  • Mentor engineers and champion design excellence through reviews, automation, and continuous methodology improvements.

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements.
  • Must pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • Must provide proof of citizenship or US residency for assessment of eligibility to access export-controlled information.
  • Citizenship will be verified with a valid passport.
  • Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
  • 8+ years of hardware design experience
  • Expertise in Digital Design including microarchitecture specification development and RTL coding
  • Expertise in Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), and LINT closure
  • Experience in developing/optimizing high speed CMOS designs and evaluating PPA tradeoffs
  • Proficiency in Verilog, System Verilog, and scripting languages such as Python or Perl
  • Design knowledge of the industry standard bus interfaces such as AMBA AXI protocol
  • Experience in basic floor planning, static timing analysis/closure and engaging with physical design teams
  • Experience with driving chip design quality through design and checklist reviews
  • Good communication and a self-motivated individual that can collaborate across teams within Microsoft
  • Worked in leading-edge technologies: 5 nm or newer
  • Experience working with Cryptography Standards e.g., AES, SHA, Elliptic Curve Cryptography is a plus.

Skills

  • Security IP development
  • Architecture definition
  • Microarchitecture definition
  • Silicon validation
  • RTL design
  • PPA optimization
  • Design signoff
  • CDC
  • RDC
  • LINT
  • Synthesis
  • STA
  • Timing closure
  • Hardware security implementation
  • Cryptographic accelerators
  • Root-of-trust
  • Secure boot
  • Key management
  • Pre-silicon debug
  • Post-silicon debug
  • Silicon bring-up
  • Root-cause analysis
  • Verilog
  • System Verilog
  • Python
  • Perl
  • AMBA AXI protocol
  • Static timing analysis
  • Physical design
  • Cryptography Standards (AES, SHA, Elliptic Curve Cryptography)

Location

  • U.S.
  • San Francisco Bay area
  • New York City metropolitan area

Work Type

  • Full-time

Experience Level

  • Senior
  • IC4

Education Level

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Salary/Compensations

  • USD $119,800 - $234,700 per year (U.S. typical base pay range)
  • USD $160,200 - $261,000 per year (San Francisco Bay area and New York City metropolitan area base pay range)

Benefits

  • Certain roles may be eligible for benefits and other compensation.

About the Company

  • Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission.
  • SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions.
  • Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide.
  • The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt.
  • Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more.
  • As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance.
  • To achieve this goal, the SCIPS (Shared and Custom IP & Silicon) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware.

Equal Opportunity

  • Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances.
  • If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.