Impress employers and recruiters.
Choose from hundreds of resume examples.

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Altera is seeking a FPGA Compiler Engineer (Placer) to join our Compiler team in Toronto, Ontario Canada. This role focuses on developing and optimizing FPGA placement algorithms within the compiler toolchain, directly impacting performance, power efficiency, and overall design quality.

Responsibilities

• Design, implement, and enhance FPGA placement algorithms to optimize timing, congestion, and resource utilization.
• Contribute to the end-to-end FPGA compilation flow, working closely with routing, synthesis, and timing teams.
• Improve runtime performance, scalability, and quality of results (QoR) for large and complex customer designs.
• Develop and refine timing-aware placement strategies to support high-frequency, performance-critical designs.
• Partner with architecture, routing, and STA teams to align placement strategies with FPGA device capabilities and constraints.
• Analyze placement quality, congestion hotspots, and timing bottlenecks; drive improvements to convergence and design closure.
• Integrate new placement capabilities into the compiler infrastructure and validate across diverse workloads.

Requirements

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
• 6+ years of experience in FPGA/ASIC CAD, EDA tools, or related fields.
• Experience in algorithms and data structures (optimization, graph theory, heuristics).
• Experience with placement algorithms or physical design flows.
• Experience in C/C++ and software engineering best practices.
• Experience with placement techniques (analytical placement, simulated annealing, partitioning, clustering).
• Experience with Timing-driven and congestion-driven optimization.
• Experience in ASIC or FPGA physical design methodologies.
• Experience in solving complex, large-scale optimization problems with high performance and scalability requirements.
• Experience with FPGA toolchains (e.g., Quartus, Vivado).
• Knowledge of FPGA architectures and interconnect fabrics.
• Familiarity with routing and timing closure techniques.
• Experience with parallel or distributed algorithms for EDA tools.
• Scripting experience (e.g., Python, Tcl) for tooling and automation.

Skills

• FPGA placement algorithms
• Compiler toolchain development
• EDA algorithms
• Large-scale system optimization
• FPGA/ASIC physical design flows
• Performance optimization
• Timing-driven placement
• C/C++
• Software engineering best practices
• Analytical placement
• Simulated annealing
• Partitioning
• Clustering
• Timing-driven optimization
• Congestion-driven optimization
• ASIC physical design methodologies
• FPGA physical design methodologies
• FPGA toolchains
• FPGA architectures
• Interconnect fabrics
• Routing techniques
• Timing closure techniques
• Parallel algorithms
• Distributed algorithms
• Python scripting
• Tcl scripting

Location

• Toronto, Ontario, Canada

Work Type

• Regular
• Shift 1 (Canada)

Experience Level

• 6+ years of experience

Education Level

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.

Salary/Compensations

• $129.1 – $187.0 CAD

Benefits

• Performance-based incentive opportunities

About the Company

• Altera is the world’s largest pure‑play FPGA solutions provider.
• With more than four decades of industry‑leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge.
• As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.
• Altera is a leader in FPGA innovation, delivering programmable solutions that power AI, cloud computing, networking, and edge applications.
• Our compiler and tools teams are central to enabling customers to efficiently map complex designs onto advanced FPGA architectures.

Equal Opportunity

• All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.