Senior ASIC Design Engineer – Clocks IP at NVIDIA | Texas | Rezi

Senior ASIC Design Engineer – Clocks IP at NVIDIA

Senior ASIC Design Engineer – Clocks IP

NVIDIA · Texas

Yesterday

Senior ASIC Design Engineer – Clocks IP

NVIDIA · Texas

2 days ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

The Clocks group is seeking a skilled ASIC engineer to design and architect GPU and CPU clocking systems. This role involves close collaboration with various teams, including front design, floor-planning, back end, software, and silicon solutions, to ensure optimal clocking requirements, physical implementation, and bug resolution.

Responsibilities

  • Architecting the clock domain to satisfy functional, physical, and testing design requirements.
  • Designing GPU or CPU clocks to meet architectural, design, and physical constraints.
  • Improving Power, Performance, and Area (PPA) by evaluating trade-offs and implementing new Clocking topologies in RTL.
  • Collaborating with Physical design and timing teams to address clocking concerns and develop high-speed clocking solutions.
  • Delivering clock RTL information to GPU, CPU, SOC verification, timing, and DFT teams.
  • Participating in the end-to-end ASIC execution cycle, from micro-architecture to silicon bring-up.

Requirements

  • BS in Electrical Engineering or equivalent experience (MS preferred).
  • 3+ years of relevant work experience.
  • Deep understanding of logic optimization techniques and PPA trade-offs.
  • Excellent interpersonal skills and ability to collaborate with multiple teams.
  • Experience in RTL design (Verilog), verification, and logic synthesis.
  • Strong coding skills in Python or other industry-standard scripting languages.
  • Understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus.
  • Implementing on-chip clocking networks is a bonus.

Skills

  • RTL design (Verilog)
  • Verification
  • Logic synthesis
  • Python scripting
  • Clocking networks
  • Clocks controller
  • Clocks logic design
  • Scalable designs and architecture
  • Silicon debug

Location

  • Hybrid

Work Type

  • Hybrid
  • Full-time

Experience Level

  • 3+ years

Education Level

  • BS in Electrical Engineering
  • MS preferred

Salary/Compensations

  • 136,000 USD - 218,500 USD for Level 3
  • 168,000 USD - 264,500 USD for Level 4

Benefits

  • Equity
  • Benefits package

About the Company

  • NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence.

Equal Opportunity

  • NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.