Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Develops the logic design, RTL coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Participates actively in the definition of architecture and microarchitecture features of the CPU being designed. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Documents micro architectural specs (MAS) of the CPU features being designed. Supports SoC customers to ensure high-quality integration of the CPU block.

Responsibilities

Develops logic design, RTL coding, and simulation for a CPU.
Defines architecture and microarchitecture features of the CPU.
Writes RTL and optimizes logic to meet power, performance, area, and timing goals.
Reviews verification plans and implementation.
Resolves and implements corrective measures for failing RTL tests.
Documents microarchitectural specifications (MAS) of CPU features.
Supports SoC customers for high-quality integration of the CPU block.

Requirements

Bachelor’s Degree in Electrical or Computer Engineering or any STEM related education with at least 2+ years of experience OR Master's Degree in Electrical or Computer Engineering.
At least 1+ years of coursework or experience in Basic Logic Design.
At least 1+ years of coursework or experience in Microprocessors.
At least 1+ years of coursework or experience in Computer Architecture.
At least 1+ years of coursework or experience in Digital design and RTL coding.
At least 1+ years of coursework or experience in Verilog/SystemVerilog and/or VHDL.
At least 1+ years of coursework or experience in Synthesis tools (Design Compiler, Genus).
At least 1+ years of coursework or experience in Scripting languages (Python, Perl, TCL).
Experience with advanced verification methodologies (UVM, OVM).
Knowledge of low-power design techniques.
Understanding of physical design constraints and timing closure.
Experience with version control systems (Git, Perforce).
Experience with simulation tools (ModelSim, VCS, Xcelium).

Skills

Logic Design
Microprocessors
Computer Architecture
Digital design
RTL coding
Verilog
SystemVerilog
VHDL
Synthesis tools
Design Compiler
Genus
Scripting languages
Python
Perl
TCL
Advanced verification methodologies
UVM
OVM
Low-power design techniques
Physical design constraints
Timing closure
Version control systems
Git
Perforce
Simulation tools
ModelSim
VCS
Xcelium

Location

US, Texas, Austin
US, Arizona, Phoenix
US, Oregon, Hillsboro

Work Type

On-site
College Grad
Shift 1

Experience Level

2+ years of experience
1+ years of experience

Education Level

Bachelor’s Degree in Electrical or Computer Engineering or any STEM related education
Master's Degree in Electrical or Computer Engineering

Salary/Compensations

$105,650.00-200,340.00 USD

Benefits

Competitive pay
Stock bonuses
Benefit programs which include health, retirement, and vacation.

About the Company

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.
We do not charge any fees during our hiring process.
Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment.
If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Equal Opportunity

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.