Impress employers and recruiters.
Choose from hundreds of resume examples.

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Contribute to building precision timing circuits, leveraging SiTime’s industry-leading MEMS technology for applications ranging from high-performance Networking and Communications Infrastructure to ultra-low power Mobile platforms, including wearable devices.

Responsibilities

• Design analog and mixed-signal circuits meeting architectural requirements and technical specifications.
• Contribute to the architectural definition of the design and chip integration.
• Perform calculations, design and verification simulations to ensure building blocks meet specifications at the schematic level and after post-layout extraction, while fully provisioning for DFT and DFM.
• Work closely with Layout Engineers to validate proper layout, using all best-known methods.
• Document assigned blocks, and hold preliminary and final design review meetings.
• Actively participate in the chip bring upbring-up, evaluation and characterization, with emphasis on owned blocks.
• Work cross-functionally with Product, Characterization, Test, and Application Engineers on issues related to owned circuit blocks.
• Support other projects as needed by management or as business needs change.

Requirements

• M.S. in Electrical Engineering or related field with minimum 4 years of related experience, or Ph.D. in Electrical Engineering with minimum 2 years of related experience.
• Excellent academic record with published research projects prototyped and proven in silicon.
• Detailed knowledge of CMOS circuits and noise analysis.
• Core expertise in one of the following areas: Integer-N and fractional-N PLL (Sigma-Delta and LC), Sigma-Delta ADCs (preferably > 14 ENOB), Temperature Sensor, Analog and digital filters, Quartz or MEMS Oscillator, Sub-threshold circuits, Low noise regulator and bandgap, High-speed output drivers.
• Ability to oversee circuit layout for critical blocks.
• Ability to perform noise analysis.
• Proficient in using Cadence analog design tools.

Skills

• Matlab
• VerilogA
• Oceanscript
• CMOS circuits
• noise analysis
• Integer-N and fractional-N PLL (Sigma-Delta and LC)
• Sigma-Delta ADCs (preferably > 14 ENOB)
• Temperature Sensor
• Analog and digital filters
• Quartz or MEMS Oscillator
• Sub-threshold circuits
• Low noise regulator and bandgap
• High-speed output drivers
• Cadence analog design tools

Location

• Onsite

Work Type

• Onsite

Experience Level

• Minimum 4 years of related experience (with M.S.)
• Minimum 2 years of related experience (with Ph.D.)

Education Level

• M.S. in Electrical Engineering or related field
• Ph.D. in Electrical Engineering

Salary/Compensations

• Quarterly bonus tied to the achievement of innovation goals
• Equity grants

Benefits

• Comprehensive and highly competitive compensation package
• Quarterly bonus tied to the achievement of innovation goals
• Equity grants

About the Company

• SiTime is the Precision Timing company.
• Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability.
• MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience.
• Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.
• Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability.
• With more than 4 billion devices shipped, SiTime is changing the timing industry.

Equal Opportunity

• SiTime is an Equal Opportunity Employer.
• We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law.