Sr. Principal Technical Quality Engineer at Cadence Design Systems | California, United States | Rezi

Sr. Principal Technical Quality Engineer at Cadence Design Systems

Sr. Principal Technical Quality Engineer

Cadence Design Systems · California, United States

3 weeks ago

Sr. Principal Technical Quality Engineer

Cadence Design Systems · California, United States

22 days ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Collaborate with IP design teams, methodology teams, CAD teams, and engineering management to ensure process improvements and high-quality product delivery. Serve as the quality champion for design organizations, analyze defects for root causes, define QA and QC processes, and enhance efficiency with AI systems. Communicate quality metrics to senior management and participate in quality certification activities.

Responsibilities

  • Actively participate on the global SSG Quality Team.
  • Represent the SSG Quality Team to customers and partners.
  • Work across the global organization to implement improvements to flows and procedures.
  • Define and maintain quality procedures for multiple design teams.
  • Improve effectiveness and efficiency of quality procedures through implementation of agentic AI systems.
  • Generate, interpret, and communicate quality metrics.
  • Perform Root-Cause-Analysis and identify Corrective Actions.
  • Hold Post-Mortem reviews and summarize and communicate results.
  • Assist design teams in preparation of Failure Analysis reports.
  • Maintain quality certifications such ISO 9001 and ISO 26262.
  • Support participation in external semiconductor foundry quality programs.
  • Be proud and passionate about the work you do.

Requirements

  • MSEE
  • 7+ years hands-on experience in one or more areas of analog or digital IC design or verification, or experience in silicon fabrication quality assurance/control.
  • Experience in analog IC design is a plus.
  • Experience in defect management and defect analysis processes such as RCA, 5Why, 8D is a plus.
  • Strong communication skills, quality consciousness, proactivity, and sense of responsibility.
  • Strong problem analysis and teamwork skills.

Skills

  • Analog IC design
  • Defect management
  • Defect analysis
  • RCA
  • 5Why
  • 8D
  • Communication skills
  • Quality consciousness
  • Proactivity
  • Sense of responsibility
  • Problem analysis
  • Teamwork skills

Location

  • On-site in one of the North American design centers (Austin, Cary)

Work Type

  • On-site
  • Full-time

Experience Level

  • 7+ years

Education Level

  • MSEE

Salary/Compensations

  • $154,000 to $286,000

Benefits

  • Paid vacation and paid holidays
  • 401(k) plan with employer match
  • Employee stock purchase plan
  • A variety of medical, dental and vision plan options

About the Company

  • Cadence plays a critical role in creating the technologies that modern life depends on.
  • We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
  • Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.
  • Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Equal Opportunity

  • Cadence is committed to equal employment opportunity throughout all levels of the organization.
  • Cadence is proud to be an equal opportunity employer.
  • All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.