Impress employers and recruiters.
Choose from hundreds of resume examples.

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Join our team as a DFT engineer, contributing to critical aspects of Design for Testability, including MBIST, scan insertion, ATPG, ATE pattern development, and yield analysis. This role offers opportunities to enhance our DFT design methodology and collaborate with cross-functional teams.

Responsibilities

• Work closely with the ATE engineer on yield improvement and analysis.
• Develop ATE patterns, manage the hand-off process, and perform silicon debugging.
• Participate in block and chip-level DFT implementation, developing and executing all related tasks.
• Work on DFT lint checking, MBIST architecture, logic insertion, and scan insertion using industry-standard tools.
• Perform ATPG and pattern simulation for both MBIST and scan.
• Collaborate with design, verification, and implementation teams during the DFT design phase.
• Collaborate with ATE and product development teams during silicon bring-up.
• Engage with various cross-functional team members to enhance DFT design methodology.

Requirements

• BSEE with 12+ years of relevant engineering experience or MSEE with 8+ years of relevant engineering experience.
• Required experience in silicon bring-up and yield improvement.
• Solid understanding of DFT techniques.
• Proven experience in RTL lint checking, scan compression, scan insertion, and the ATPG process.
• Experience in MBIST architecture and insertion.
• Experience in analyzing and debugging simulation failures.
• Solid understanding of digital logic fundamentals.
• Strong knowledge of the Mentor Tessent/Synopsys DFT and simulation tool suite.
• Proficiency with Perl or other scripting languages.
• Strong communication and interpersonal skills.
• Experience in STA constraint development in DFT modes.

Skills

• DFT
• MBIST
• Scan insertion
• ATPG
• ATE pattern development
• Yield analysis
• Silicon debugging
• RTL lint checking
• Scan compression
• Simulation
• Perl
• Scripting languages
• STA constraint development

Location

• USA

Work Type

• Full-time

Experience Level

• 12+ years (BSEE)
• 8+ years (MSEE)

Education Level

• BSEE or MSEE

Salary/Compensations

• USD 129,400.00 - USD 207,000.00

Benefits

• Discretionary annual bonus
• Competitive new hire equity grant
• Annual equity awards
• Medical plans
• Dental plans
• Vision plans
• 401(K) participation with company matching
• Employee Stock Purchase Program (ESPP)
• Employee Assistance Program (EAP)
• Company paid holidays
• Paid sick leave
• Vacation time
• Paid Family Leave
• Other leaves of absence

About the Company

• Broadcom is a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

Equal Opportunity

• Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.