ASIC Design Verification Engineer (Santa Clara, CA) at Qualcomm | Austin, TX | Rezi

ASIC Design Verification Engineer (Santa Clara, CA) at Qualcomm

ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm · Austin, TX

1 months ago

ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm · Austin, TX

a month ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

Qualcomm is seeking an ASIC Design Verification Engineer to join a team responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support. This role involves comprehensive pre-silicon test planning for digital power IPs, testbench development using SystemVerilog-UVM, coverage development, assertion model development, and formal verification. You will also learn and deploy power-aware UPF verification flow and methodology, and contribute to developing automation to improve verification efficiency.

Responsibilities

  • Comprehensive pre-silicon test planning for digital power IPs
  • Testbench development using advanced verification methodology such as SystemVerilog-UVM
  • Coverage development
  • Assertion model development
  • Formal verification (property checking)
  • Learn and deploy power-aware UPF verification flow and methodology
  • Develop automation to improve verification efficiency

Requirements

  • Minimum 3 years of DV experience using uvm/assertion based verification technologies
  • Experience in verifying complex SOC or SOC subsystems
  • Experience with caches and DDR memory protocol verification
  • Experience with using memory verification VIP's
  • Exposure to DDR phy
  • Exposure to firmware/driver development using c++
  • Exposure with multiple successful tapeouts from conception to post silicon debug
  • Exposure to Formal verification
  • Exposure to PASIM simulations
  • Exposure to perf and power verification

Skills

  • UVM
  • SystemVerilog
  • Assertion
  • C++
  • Python
  • DDR
  • CACHE
  • SOC

Location

  • USA

Work Type

  • Full-time

Experience Level

  • Minimum 3 years of DV experience
  • 2+ years of ASIC design, verification, validation, integration, or related work experience (with Bachelor's degree)
  • 1+ year of ASIC design, verification, validation, integration, or related work experience (with Master's degree)
  • PhD (with Science, Engineering, or related field)

Education Level

  • Bachelor's degree in Science, Engineering, or related field
  • Master's degree in Science, Engineering, or related field
  • PhD in Science, Engineering, or related field

Salary/Compensations

  • $126,700.00 - $190,100.00

Benefits

  • Competitive annual discretionary bonus program
  • Opportunity for annual RSU grants
  • Highly competitive benefits package

About the Company

  • Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives.

Equal Opportunity

  • Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
  • Qualcomm is committed to providing an accessible process for individuals with disabilities during the application/hiring process.
  • Qualcomm is committed to making our workplace accessible for individuals with disabilities.