Senior Design Verification Engineer |Afshin| SJC/ TDC at Astera Labs | Toronto | Rezi

Senior Design Verification Engineer |Afshin| SJC/ TDC at Astera Labs

Senior Design Verification Engineer |Afshin| SJC/ TDC

Astera Labs · Toronto

1 months ago

Senior Design Verification Engineer |Afshin| SJC/ TDC

Astera Labs · Toronto

a month ago
Resume preview

Impress employers and recruiters.
Choose from hundreds of resume examples.

Target Resume Now

About the Role

We are seeking a Senior Design Verification Engineer with extensive experience in UVM and C/C++ for verification tasks. The role involves utilizing high-level programming languages to interact with System Verilog and UVM environments for RTL simulation, CoSimulation, and Emulation.

Responsibilities

  • Integrate C/C++ in System Verilog environments using DPI/PLI.
  • Automate verification infrastructure using scripting tools (Perl/Python).
  • Develop infrastructure and tests in a hybrid directed and constrained random environment.
  • Develop test plans and test sequences in UVM to generate stimuli.
  • Collaborate with RTL designers to debug failures.
  • Develop user-controlled random constraints in transaction-based verification methodology.
  • Write assertions, cover properties, and analyze coverage data.
  • Utilize third-party Verification IPs for communication protocols (PCI-Express, Ethernet, Infiniband, DDR, NVMe, USB).
  • Develop VIP abstraction layers to simplify and scale verification deployments.

Requirements

  • Bachelor's degree in Electrical Engineering (Master's preferred).
  • Minimum of 2 years of experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
  • Professional attitude with the ability to prioritize tasks, prepare for customer meetings, and work with minimal guidance.
  • Entrepreneurial, open-minded behavior with a can-do attitude.
  • Authorized to work in Canada and available to start immediately.

Skills

  • UVM
  • C/C++
  • System Verilog
  • Perl
  • Python
  • PCI-Express (Gen-3 and above)
  • Ethernet
  • Infiniband
  • DDR
  • NVMe
  • USB

Location

  • Canada

Work Type

  • Full-time

Experience Level

  • Senior
  • 2+ years

Education Level

  • Bachelor's in Electrical Engineering
  • Master's preferred

About the Company

  • Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
  • Collaborates with hyperscalers and ecosystem partners to enable organizations to unlock the full potential of modern AI.
  • Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the COSMOS software suite.
  • Offers custom connectivity solutions to meet unique customer infrastructure requirements.

Equal Opportunity

  • We encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.